Document Type : Research Articles

Authors

1 Department of Electrical Engineering, Shabestar Branch, Islamic Azad University, Shabestar, Iran

2 University of Tabriz

Abstract

This work proposes a new multilevel inverter consisting of basic and submultilevel units. The basic unit is made-up of four isolated dc voltage sources, two bidirectional switches and ten unidirectional switches. To increase the number of the output voltage levels, a cascaded architecture based on series connection of sub-multilevel is proposed. The proposed inverter utilizes two algorithms to determine the values of dc voltage sources. Number of IGBTs, dc voltage sources, gate driver circuits, variety of dc voltage sources and peak standing voltage on the switches are calculated and their optimization to produce maximum number of levels in output voltage is investigated. To examine advantages of the proposed inverter, the topology is compared with other topologies. The results show superiority of proposed topology over most conventional topologies, in number of circuit components. Finally, to confirm the performance of the proposed multilevel inverter, experimental results of a 25-level inverter prototype are provided.

Keywords

Main Subjects

[1] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming,
“Medium-voltage multilevel convertersState of the
art, challenges, and requirements in industrial
applications,” IEEE Trans. Ind. Electron., vol. 57, no. 8,
pp. 2581-2596, 2010.

[2] M. Ayari, M. M. Belhaouane, X. Guillaud, and N. B.
Braiek, Global advanced control strategy for modular
multilevel converter integrated in a HVDC link,
International Transactions on Electrical Energy
Systems, vol. 28, no. 4, p. e2511, 2018.

[3] G. E. Gowd and D. Sreenivasarao, Nonlinear controller
for maximum power extraction in asymmetric multilevel
DC link reduced switch count inverterbased grid
connected PV system, International Trans. Electrical
Energy Systems, vol. 30, no. 2, p. e12206, 2020.

[4] E. Babaei, S. Laali, and Z. Bayat, A single-phase
cascaded multilevel inverter based on a new basic unit
with reduced number of power switches, IEEE Trans.
Ind. Electron., vol. 62, no. 2, pp. 922-929, 2014.

[5] H. Samsami, A. Taheri, and R. Samanbakhsh, New
bidirectional multilevel inverter topology with staircase
cascading for symmetric and asymmetric structures,
IET Power Electronics, vol. 10, no. 11, pp. 1315-1323,
2017.
[6] F. Sedaghati, and S. N. Hashemipour. Symmetric and
asymmetric congurations for a multilevel inverter using
less number of power switches, International Journal of
Industrial Electronics, Control and Optimization, Vol. 1,
No. 2, pp. 91-101, September, 2018.

[7] F. Sedaghati, S. H. Latifi. Majareh , and. H. Dolati. A
single-phase extendable topology for multilevel
inverters, International Journal of Industrial
Electronics, Control and Optimization, Vol. 2, No. 3,
pp. 207-220, July 2019.

[8] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar,
and M. A. Memon, A new singlephase cascaded
multilevel inverter topology with reduced number of
switches and voltage stress, International Transactions
on Electrical Energy Systems, vol. 30, no. 2, p. e12191,
2020.

[9] B. Mahato, S. Majumdar, and K. C. Jana, Reduction in
controlled power switches for a single-phase novel
multilevel inverter, International Journal of
Electronics, vol. 106, no. 8, pp. 1200-1215, 2019.

[10] E. Babaei, S. Alilu, and S. Laali, A new general
topology for cascaded multilevel inverters with reduced
number of components based on developed H-bridge,
IEEE Trans. Ind. Electron, vol. 61, no. 8, pp. 3932-
3939, 2013.

[11] M. Ghodsi, and S.M. Barakati, New generalized
topologies of asymmetric modular multilevel inverter
based on six-switch H-bridge, International Journal of
Circuit Theory and Applications, 48(5), pp.789-808.,
vol. 48, no. 5, pp. 789-808, 2020.

[12] E. Babaei, S. Hosseini, G. Gharehpetian, M. T. Haque,
and M. Sabahi, Reduction of dc voltage sources and
switches in asymmetrical multilevel converters using a
novel topology, Electric Power Systems Research, vol.
77, no. 8, pp. 1073-1085, 2007.

[13] E. Babaei, A cascade multilevel converter topology
with reduced number of switches, IEEE Trans. Power
Electron., vol. 23, no. 6, pp. 2657-2664, 2008.

[14] S. H. Hosseini, S. N. Ravadanegh, M. Karimi, Y.
Naderi, and M. R. J. Oskuee, A new scheme of
symmetric multilevel inverter with reduced number of
circuit devices, in Proc. ELECO, 2015, Turkey, pp.
1072-1078.

[15] R. Rasulkhani, and A. Taheri. A New Multilevel
Inverter Topology with Component Count Reduction,
International Journal of Industrial Electronics, Control
and Optimization, Vol. 2, No. 4, pp. 355-364, Oct 2019.

[16] M. Ghodsi, and S. M. Barakati, “A Generalized Cascade
Switched-Capacitor Multilevel Converter Structure and
Its Optimization Analysis, IEEE Journal of Emerging
and Selected Topics in Power Electronics., vol. 8, no. 4,
pp. 4306-4317, 2019.

[17] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and
J. Adabi, An envelope type (E-Type) module:
asymmetric multilevel inverters with reduced
components, IEEE Trans. Ind. Electron., vol. 63, no.
11, pp. 7148-7156, 2016.

[18] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and
J. Adabi, A square T-type (ST-Type) module for
asymmetrical multilevel inverters, IEEE Trans. Power
Electron., vol. 33, no. 2, pp. 987-996, 2017.

[19] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi,
A new general multilevel converter topology based on
cascaded connection of submultilevel units with reduced
switching components, DC sources, and blocked voltage
by switches, IEEE Trans. Ind. Electron., vol. 63, no.
11, pp. 7157-7164, 2016.

[20] T. Roy and P. K. Sadhu, A step-up multilevel inverter
topology using novel switched capacitor converters with
reduced components, IEEE Trans. Ind. Electron., 2020.

[21] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, A new
topology of cascaded multilevel converters with reduced
number of components for high-voltage applications,
IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3109-
3118, 2011.

[22] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi,
Optimal design of new cascaded switch-ladder
multilevel inverter structure, IEEE Trans. Ind.
Electron., vol. 64, no. 3, pp. 2072-2080, 2016.

[23] J. S. M. Ali, R. S. Alishah, and V. Krishnasamy, A new
symmetric multilevel converter topology with reduced
voltage on switches and DC source, in 2018
International Conference on Power, Instrumentation,
Control and Computing (PICC), 2018, pp. 1-6.

[24] R. S. Alishah, S. H. Hosseini, E. Babaei, M. Sabahi, and
J. F. Ardashir, An improved symmetric H-bridge
multilevel converter topology; an attempt to reduce
power losses, Journal of Circuits, Systems and
Computers, vol. 27, no. 12, p. 1850187, 2018.

[25] Y. Naderi-Zarnaghi, M. Karimi, M. Jannati-Oskuee, S.
Hosseini, and S. Najafi-Ravadanegh, A Developed
Asymmetric Multilevel Inverter with Lower Number of
Components, AUT journal of Electrical Engineering,
vol. 50, no. 2, pp. 197-206, 2018.

[26] M. T. Khosroshahi, Crisscross cascade multilevel
inverter with reduction in number of components, IET
Power Electronics, vol. 7, no. 12, pp. 2914-2924, 2014.

[27] Y. Hinago and H. Koizumi, A single-phase multilevel
inverter using switched series/parallel dc voltage
sources,IEEE Trans. Ind. Electron, vol. 57, no. 8, pp.
2643-2650, 2009.

[28] F. Masoudinia, E. Babaei, M. Sabahi, and H. Alipour,
New basic unit and cascaded multilevel inverters with
reduced power electronic devices, International
Journal of Electronics, pp. 1-18, 2020.

[29] M.R.J. Oskuee, M. Karimi, Y. Naderi, S. N.
Ravadanegh, and S. H. Hosseini, A new multilevel
voltage source inverter configuration with minimum
number of circuit elements, Journal of Central South
University, vol. 24, no. 4, pp. 912-920, 2017.

[30] T. Roy, P. K. Sadhu, and A. Dasgupta, Cross-switched
multilevel inverter using novel switched capacitor
converters, IEEE Trans. Ind. Electron., vol. 66, no. 11,
pp. 8521-8532, 2019.