

# The Design and Simulation of an Efficient Quaternary Full-Adder Based on Carbon Nanotube Field Effect Transistor

Farzaneh Yousefzadeh Ahari<sup>1</sup> | Mousa Yousefi<sup>2</sup> | Khalil Monfaredi<sup>3</sup>

Department of Electrical Engineering, Faculty of Engineering, Azarbaijan Shahid Madani University, Tabriz, Iran.<sup>1,2,3</sup>  
Corresponding author's email: [m.yousefi@azaruniv.ac.ir](mailto:m.yousefi@azaruniv.ac.ir)

Article Info	ABSTRACT
<p><b>Article type:</b> Research Article</p> <p><b>Article history:</b> Received: 16-December-2023 Received in revised form: 21-March-2024 Accepted: 30-March-2024 Published online: 21-June-2024</p> <p><b>Keywords:</b> Multilevel Processing System, Carbon Nanotube Field Effect Transistor (CNTFET), Multiple-Valued Logic, Quaternary Full-adder, Low Power Consumption.</p>	<p>An essential reason for implementing multilevel processing systems is to reduce the number of semiconductor elements and hence the complexity of the system. Multilevel processing systems are realized much easier by carbon nanotube field effect transistors (CNTFET) than by MOSFET transistors due to the CNTFET transistors' adjustable threshold voltage capabilities. This paper presents an efficient quaternary full-adder based on CNTFET technology that consists of two half-adder blocks, a quaternary decoder, and a carry generator circuit. The proposed architecture combines the base-two and base-four circuit design techniques to take full advantage of both techniques, namely, simple implementation and low chip area occupation of the entire proposed quaternary full-adder. The proposed structure is evaluated using a Stanford 32nm CNTFET library in HSPICE software. The simulation results for the proposed full-adder structure that utilizes a 0.9-V supply voltage reveal that the power consumption, propagation delay, and energy index are equal to 2.67 <math>\mu</math>W, 40 ps, and 10.68 aJ, respectively.</p>

## NOMENCLATURE

$n_1, n_2$  Chiral vector  
 $D_{cnt}$  The diameter Carbon Nanotube (CNT)  
 $E_{\pi}$   $\pi$ - $\pi$  junction energy of carbon

$V_{fb}$  The flat band voltage  
 $V_{dsi}$  The drain to source voltage  
 $\delta$  The Drain Induced-Barrier Lowering (DIBIL) coefficient in CNT

## I. Introduction

While circuits and systems were primarily designed to operate by turning the vacuum tubes on and off, the idea of silicon transistor-based design was quickly considered by the electronics industry after its invention. Silicon (Si), which is an element with semiconductor properties that is found in abundance in nature, has become the main material in making transistors that are smaller and cheaper tools than previously used vacuum tubes, and it was possible to replace vacuum lamps in a short time [1].

Recently in an interesting attempt to follow the path of previous progress, some researchers have suggested replacing Si transistors with carbon nanotubes due to their better

performance in realizing logic circuits [2-5]. This is due to the fact that the inevitable reduction in MOSFET transistor channel size and hence the appearance of the nanotechnology properties have posed major problems and challenges to implementing CMOS technology [6]. Issues, such as high leakage current, short channel length and very large channel length modulation, high power consumption, and high sensitivity to process variations have disrupted the dimensional process and degraded the proper performance of CMOS technology [7-9].

In binary logic, the power supply voltage of the circuit is divided into two levels of logic, i.e. 0 and 1. Making multi-level processing circuits reduces the consumption level and the connections between the blocks, but transistors are needed to make these circuits. It should be considered that the construction

of multi-level circuits with CMIS transistors is complicated.

In recent years, in order to provide high-speed processing systems, many researchers have focused on researching optical processing systems, including optical-based processing systems, including full-adders [10-13], multiplexers [14], encoders [15], and decoders [16]. Also, new technologies introduced in recent years, such as carbon nanotube transistors, have facilitated the implementation of this type of circuit and solved some of their problems, causing more and more designers to pay attention to this multilevel logic. One of the most important strengths of carbon nanotube transistors is that their threshold voltage can be adjusted by changing the diameter of the nanotubes, allowing Multi-Valued Logic (MVL) to be designed with less complexity and higher simplicity [2, 17-21]. Since the operation of CNTFET and MOSFET transistors are very similar, it is possible to design and implement simpler multilevel processing circuits by modeling the circuit design process using CMOS transistors. Quantum-dot Cellular Automata (QCA) is a new technology to eliminate some of the problems of existing technologies, such as CMOS. This study was concerned with designing an efficient full-adder circuit by using QCA technology [22].

With these explanations, MVL is a suitable alternative to binary processing systems [18, 24], which can solve and optimize the complexity of connections expressed by binary systems in VLSI circuits [9, 24]. Multilevel circuits can be used to solve binary problems [6].

The most common and efficient way to design MVL circuits is to use the known multi-threshold voltage CMOS technology experiences [11]. Due to the similarity of the MOSFET and CNTFET transistors in terms of their electrical properties, many CMOS structures that have already been designed can be implemented by CNTFET technology without any significant modifications [19]. In general, CNTFET transistors are faster and less energy-consuming than MOSFETs. In addition, in recent years, some multilevel circuits based on CNTFET transistors have been proposed that take advantage of the unique properties of carbon nanotube transistors [18, 13, 26-29]. A 2-trit ternary ALU using CNTFETs and RRAM as the basic design elements has been presented in [30]. The proposed ternary ALU modules are implemented, taking advantage of the variable multi-threshold design method of CNTFET and multilevel cell characteristics of Resistive Random Access Memory (RRAM) [30]. A design of quaternary multiplexer 4:1 with CNFETs has been proposed in which quaternary successor, predecessor, and second-level successor cells are introduced based on CNTFETs with single and three-supply voltage. All the above-mentioned designs have been applied to quaternary half-adder and full-adder circuits [31]. A one-bit full adder has been reported by Ebrahimi [32] designed by the proposed majority gates, which has only 0.75 clock cycle latency and suitable arrangements of inputs and outputs that give them the multi-bit extensibility feature.

A new memory element has reportedly been designed by magnetic tunnel junction spintronic device [33-34]. Magnetic tunnel junctions have special characteristics, such as high endurance, low leakage current, and ease of 3-D integration with CMOS and CNTFET technologies [35].

A fabrication process of CNTFET and magnetic tunnel junctions did not interfere with the fabrication of CMOS. Manufacturing of CNTFET has been reported in [36], which

shows the compatibility of CNTFET with CMOS. As a result, it is possible to fabricate CNTFET, magnetic tunnel junction, and CMOS devices in a single chip [37-38].

In recent years, several modern analog and digital circuits have been fabricated based on CNTFET. Also, hybrid circuits in which CNTFET and Magnetic Tunnel Junction (MTJ) are used have been presented [39-40].

This paper proposes quaternary half-adder and full-adder structures realized by converting signals from quaternary to binary. Fewer transistors are used in the proposed architectures applying innovative circuit techniques, resulting in lower power consumption satisfactorily.

The paper is organized as follows. Section 2 explains the physical structure of CNTFET. Section 3 presents the conceptual circuitry and also the CNTFET transistor level realization of two different three-level adders based on CNTFET technology. A unique feature of adjusting the desired threshold voltage using suitable diameters and considering the mobility coefficient has been adopted [3]. In this section, the CNTFET-based quaternary full-adder and half-adder structures are explained in detail. The simulation results are provided in Section 5 and Section 6 concludes the paper.

## II. A brief description of CNTFET

Carbon nanotubes are composed of graphite sheets tubed inside concentric cylinders with nanometer diameter and micrometer length. Carbon nanotubes are divided into single-walled (SWNT) and multi-walled (MWNT) based on their number of layers. Single-walled carbon nanotubes are the result of the complexity of a single layer of graphite, while multi-walled carbon nanotubes are the result of the complexity of several layers of nested graphite. The properties of nanotubes depend on their structure and act as metal or semiconductors depending on the chirality. The second characteristic of nanotubes that is affected by their electrical properties is the number of walls. The main difference between single-walled and multi-walled is the diameter of the nanotubes [22].

The arrangement of carbon atoms along the tube defines the chiral vector and is denoted by a correct pair  $(n_1, n_2)$ . Based on the chiral vector, CNT can be conductive or semiconductor. If  $n_1 = n_2$  or  $n_1 - n_2 = 3i$ , the nanotube is metal; otherwise, it is a semiconductor [41].

The diameter of CNT has a key role in the electrical characteristics of transistors. The equation of the diameter CNT is:

$$D_{CNT} = \frac{a\sqrt{n_1^2 + n_2^2 + n_1 n_2}}{\pi} \quad (1)$$

where  $a = 0.142$  nm,  $\pi = 3.14$ , and  $n_1, n_2$  are chirality vectors [22].

In the structure of CNTFET components, one or more non-doped semiconductor SWCNTs are used as semiconductor channel material instead of Si bulk in the MOSFET structure [22].

The use of single-walled semiconductor carbon nanotubes as a substitute for Si channel field-effect transistors has major advantages, such as lower electron scattering, higher thermal conductivity, very high electrical conductivity, and high tensile strength.

Therefore, carbon nanotube circuits have much less latency than Si circuits. Also, a CNT transistor, like a MOSFET, has a

threshold voltage that is actually needed to turn on the transistor through the electrostatic gate. A very important advantage of CNTFET is that its threshold voltage can be adjusted by changing the diameter of the carbon nanotubes. In the CNTFET, the mobility of holes and electrons is the same.

This practical feature makes CNTFETs much more flexible for designing digital circuits than MOSFETs. It also makes the technology very suitable for designing multi-voltage threshold circuits.

The threshold voltage of a CNTFET can be calculated by Eq. 2:

$$V_{th} = \frac{2a_0E\pi}{D_{CNT}} + V_{fb} - \delta \cdot V_{dsi} \quad (2)$$

in which  $a$  is the atomic distance of carbon to carbon,  $E\pi$  is  $\pi$ - $\pi$  junction energy of carbon ( $E\pi = 3.3\text{eV}$ ),  $D_{CNT}$  is the diameter of the carbon nanotube,  $V_{fb}$  is the flat band voltage,  $V_{dsi}$  is the drain to source voltage, and  $\delta$  is the drain induced barrier lowering (DIBL) coefficient in CNT [39-40].

This diameter can be calculated by Eq. 3 in which the CNTFET threshold voltage is an inverse function of the CNT diameter:

$$D_{CNT} = \frac{a\sqrt{n_1^2 + n_2^2 + n_1n_2}}{\pi} = 0.0783\sqrt{n_1^2 + n_2^2 + n_1n_2} \quad (3)$$

A carbon nanotube transistor looks like a MOSFET with the same pins. In other words, the principles of operation of carbon nanotube field effect transistors are similar to current Si transistors [22].

Fig. 1 shows the physical appearance of a carbon nanotube transistor. The nanotube remains not doped in the area below the gate.

The two ends of the nanotube that are connected to the source and drain connections are doped areas. The voltage applied to the gate of the transistor can control the electrical conductivity of the carbon nanotube in the area below the gate by changing the electron density in the channel.

The distance between the cross-sectional centers of two adjacent carbon nanotubes below the transistor gate is called a "pitch", which significantly affects the width of the gate and the drain and source of the transistor. Interestingly, the PCNTFET and NCNTFET have the same current rate.

The gate width of the transistor can be estimated based on Eq. 4, in which  $N$  is the number of nanotubes under the gate,  $D_{CNT}$  is the diameter of the nanotube, and  $W_{min}$  is the minimum possible width for the gate, which is determined based on lithographic constraints.

$$W_{gate} \approx \text{Max}(W_{min}(N - 1)\text{pitch} + D_{CNT}) \quad (4)$$




Fig. 1. The structure of CNTFET [23].

### III. The Conceptual Scheme for quaternary Full-dder

The quaternary full-adder circuit, like the conventional full-adders, has three inputs, namely A, B, and  $C_{in}$ , and two outputs, namely, Sum and  $C_{out}$ . Quaternary digits A, B,  $C_{in}$ , and Sum have the same quaternary weight while  $C_{out}$  has a higher quaternary weight which must be used by the next addition block. In other words, the Carry input,  $C_{in}$ , of full-adders is supplied from the lower stage, while  $C_{out}$ , which indicates the carry-out, is transmitted to the upper stage, and Sum output is the sum of inputs A and B along with  $C_{in}$ . Unlike the conventional full-adders, which include two half-adders and a carry generator, the proposed quaternary full-adders have some complex design procedures and include half-adders, Q-Decoders, and carry generators. Two quaternary full-adders are proposed, and their half-adders are exhibited by Q-Decoders along with "Sum and Carry" and "Sum and Carry\_bar" in Fig. 2 and Fig. 3, respectively [29]. The first quaternary full-adder shown in Fig. 2 that uses "Sum and Carry" in its half-adder is the initial not optimized version, while the second quaternary full-adder uses "Sum and Carry\_bar" to reach an optimized design approach. The structure of a quaternary half-adder has two inputs and two outputs. Each input can be 0, 1, 2, or 3. In fact, input 0 means zero voltage, input 1 means  $V_{DD}/3$  voltage level, input 2 means  $2V_{DD}/3$ , and input 3 means  $V_{DD}$  voltage level. In the following, we explain the architecture of the whole full-adder circuitry at the transistor level and block diagram.

#### A. The proposed full-adder architecture

The initial idea to realize a quaternary block is shown in Fig. 2.




Fig. 2. The initial idea of the quaternary full-adder

To implement the full-adder, two inputs A and B can be added using one half-adder (depicted as SUM & Carry along with its Q-Decoders), and to add the third Cin input with the Sum output of the first half-adder, another half-adder can be used. Carry 1 and 2 related to both half-adders, as shown in Fig. 2, have the same digit weight and are applied to another half-adder to create the final carry digit of the full-adder. There is no need for a carry output for this half-adder because the sum of the carries will eventually be 2.

As previously noted, to implement a quaternary half-adder, a decoder gate, and a sum and carry generator circuit are used as shown in Fig. 2. The quaternary decoder takes one input and generates seven outputs, which will later be used to create a sum. The overall circuit design process is based on using the control signals provided by the decoder circuit output to control the keys that are actually needed to generate the sum and carry values. The basis of this design is adopted from the design procedure of the logic circuits using the CMOS transmission gate. In this regard, the sum and carry output look-up tables are considered to create the desired output values in the transmission paths.

The detailed explanations are provided in Subsections 2.3 and 2.4. The essential bottleneck with this type of design is that when 1 or 2 is needed at the output, the desired path must be designed from node VDD to the ground to supply the required voltage.

Fig. 3 depicts the proposed optimized quaternary full-adder, which has fewer devices.

Referring to Table 1, considering the input numbers in all states, it is clear that the half-adder's carry output does not interestingly have the values of 2 and 3 in any state. So, to reduce the design complexity, we create output 3 instead of generating 1 for carry output. This is due to the fact that the circuit needed to create output 3 is far simpler than the circuit needed to create outputs 1 or 2.




Fig. 3. The proposed optimized quaternary full-adder

On the other hand, to generate the quaternary full-adder carry-out, the carry generator circuit uses two inputs, which have states 0 and 3. This approach for designing the circuit simplifies both the carry generator circuit of the half-adders and also the final carry generator circuit. With this proposal, two Q-decoders are eliminated, and the carry generator circuit is significantly simplified, so the number of transistors and the overall propagation delay of the full-adder will be reduced. In the following sections, the principle of the operation of the half-adder parts, namely the Q-decoder and sum and carry\_bar, are explained, and their CNTFET level circuitry is provided.

*B. Quaternary decoder structure*

The four-level Quaternary Decoder (QDEC) decoder is shown in Fig. 4-a. It has one input and seven outputs with the corresponding input and output values shown in Table 1 [21]. After determining the logical input value, the appropriate transistor is selected based on Table 1, and the correct path is transmitted to the output. In Table 1, I is the input signal,  $I_x$ , and  $\bar{I}_x$  are the decoder outputs where  $x \in (1, 2, 3, i)$ . The required chiral vector and control signal connected to the gate of the transistors are given in Table 2.

The control signals which are created by a decoder, are applied to the transistors' gates.

TABLE 1 QDEC OUTPUT VALUE FOR DIFFERENT INPUTS

I	$I_0$	$I_1$	$\bar{I}_1$	$I_i$	$\bar{I}_2$	$I_2$	$I_3$	Number of transistors
0	3	0	3	3	3	0	3	18
1	0	3	0	3	3	0	0	
2	0	0	3	0	0	3	0	
3	0	0	3	0	3	0	0	




Fig. 4. a) QDEC - Quaternary Inverter; b) NQI c) IQI d) PQI [28]

Fig. 4 shows three types of four-level inverters called PQI (positive four-level standard), IQI (intermediate four-level standard), and NQI (negative four-level standard), which are described using Eq. 5.

$$NQI = \begin{cases} 3 & \text{if } in = 0 \\ 0 & \text{if } in \neq 0 \end{cases}$$

$$IQI = \begin{cases} 3 & \text{if } in = 0 \text{ or } 1 \\ 0 & \text{if } in = 2 \text{ or } 3 \end{cases} \quad (5)$$

$$PQI = \begin{cases} 3 & \text{if } in \neq 3 \\ 0 & \text{if } in = 3 \end{cases}$$

TABLE 2 THE LOOK-UP TABLE OF FOUR-LEVEL INVERTERS

IN	Out		
	NQI	IQI	PQI
0	3	3	3
1	0	3	3
2	0	0	3
3	0	0	0

### C. Half-adder's sum and inverse carry output

First of all, let's briefly explain the Sum formula. According to Eq. 5, the four states that the sum output is 3, are when A=3, B=0, A=1, B=2, A=2, B=1 and A=0, B=3.

Note that when A=i (i = 0, 1, 2, 3), Ai is activated. In other words, it is equal to VDD, and all other signals are zero. For example, when A=0, the output A0 is active and A1, A2, and A3 are zero. With these explanations, the Sum output is equal to 2 when (A=0, B=2), (A=1, B=1), (A=2, B=0), and (A=3, B=3), so in Eq. 5, the second sentence must be written as  $A_0B_2 + A_1B_1 + A_2B_0 + A_3B_3$  to create output 2. With these conditions, the third sentence also creates the Sum output of 1, and the first sentence creates the Sum output of 3. Note that in any circumstance, only one of the AiBi components is true (or equal to one).

$$\begin{aligned} \text{Sum} = & 3(A_0B_3 + A_1B_2 + A_2B_1 + A_3B_0) \\ & + 2(A_0B_2 + A_1B_1 + A_2B_0 \\ & + A_3B_3) \\ & + 1(A_0B_1 + A_1B_0 + A_2B_3 \\ & + A_3B_2) \end{aligned} \quad (6)$$

Since parallel transistors operate as OR and series transistors operate as AND, the Sum equation can be realized by transistors connected in series and parallels. As shown in Fig. 5, the half-adder sum output is controlled using QDEC outputs. Using Eq. 6, the Look Up Table of Sum output (Table 3) shows the values.

Table 3 shows the output SUM. For example, if the inputs (A and B) are equal to 2, that means that the output of the half-adder must be 6. If we show the number 6 in base three, the number will be 20, which means that the output SUM must be 2. The rest of the values in Table 3 can be obtained.

TABLE 3 LOOK-UP TABLE OF THE SUM OUTPUT OF HALF-ADDER

	ADDER			
	B=0	B=1	B=2	B=3
A=0	0	1	2	3
A=1	1	2	3	0
A=2	2	3	0	1
A=3	3	0	1	2

Now, to fully describe the operation, the circuit of Fig. 5 can be used. Four-level logic is utilized with the voltages equal to 0, VDD/3, 2/3VDD, and VDD volt, which are the same as 0, 1, 2, or 3. Supposing that VDD equals 1 volt, the circuit equivalent to Fig. 6 can be used to create voltages of 0.3 and 0.6 volts. In the case of the output equal to 0.3 volts, keys K1 and K4 should be in the ON state, and keys K3 and K2 should be in the Off state. For the output to be equal to 0.6 volts, keys K2 and K3 should be the ON state, and keys K4 and K1 should be disconnected.

In order to design the sum circuit, the output should be logic 1 or 0.3 volts for (0,1), (1,0), (2,3), and (3,2) inputs. For example, in the case of half-adder inputs (2,3), the outputs (Sum, Carry) are 5 (Decimal); in this case, the value is Sum = '1' and the value Carry = '1'. In the circuit of Fig. 6, if K1 and K4 switches are turned on and K2 and K3 switches are turned off, the output of 0.3 volts or logic 1 is created. With this description, the output should be logic 2 or 0.6 volts for (0,2), (2,0), (1,1), and (3,3) inputs. In this situation, K3 and K1 switches are turned on, and K4 and K2 switches are turned off [30].

In the same way as the description of the sum 6, the inverse carry output (Cbar) can also be written as 6.

Note that the carry inverse is implemented to simplify the circuit design. In the reverse implementation of the carry (carry bar implementation), when the carry output is zero, we consider Cbar = 3 (or VDD), and when the carry output is one, we consider Cbar = 0.

According to Table 5, remember that in cases A=3, B=3 and A=3, B=1 and A=1, B=3 and A=2, B=2, the output of the carry output will be one; otherwise, it will be zero. With these explanations, the logical relation of the Cbar can be written as follows:

$$Cbar = 3((\overline{A_1 B_1}) + (A_1 B_2) + (A_2 B_1) + A + B) \tag{7}$$

In this circuit, the NMOS transistor is used to transfer values 0 and 1, and the PMOS transistor is used for values 2 and 3. The value of their chiral vector is determined using the threshold voltage of each transistor. If we want to calculate the value of the chiral vector for these transistors using Eq. 2 and 3, the value is obtained as  $n = 7$ .




Fig. 5. The quaternary full-adder circuit's sum output realized at CNTFET transistor level [22]




Fig. 6. The sum output equivalent circuit

The communication-aided adaptive protection methods [8, 9] and modified time-current curves for DOCRs [10] are some of the reported solutions to modify the MG protection system

against changes in MG protection due to changes in system topologies. Since the adaptive scheme requires the hardware and software infrastructures to activate the suitable setting groups [11], a great deal of attention has also been paid to local measurement-based protection systems [12].

TABLE 4 THE LOOK-UP TABLE OF QUATERNARY SUM, FINAL CARRY, AND CBAR OF THE PROPOSED HALF-ADDER

Input values	Decimal Sum	Quaternary Sum	Carry_out	Cbar
0	0	0	0	3
(0,1) - (1,0)	1	1	0	3
(0,2) - (2,0) - (1,1)	2	2	0	3
(1,2) - (0,3) - (3,0)	3	3	0	3
(2,2) - (1,3) - (3,1)	4	0	1	0
(2,3) - (3,2)	5	1	1	0
(3,3)	6	2	1	0

The values in Table 4 are from 0 to 6 because, based on the quaternary logic's four-level values (i.e., 0, 1, 2, and 3), the maximum sum in the half-adder is 6. This is equal to 12 in the base four, in which digit 1 is carried, and digit 2 is the sum. Fig. 7 shows the transistor-level implementation of the Cbar.




Fig. 7. Carry bar output implementation of the proposed half-adder

#### D. Final carry generator

Fig. 8 shows the transistor level of the full-adder final carry generator circuit. The carry output circuit consists of two inputs and one output. The inputs of this circuit are given using the reverse outputs of the carry output. In this circuit, the amplitude of the input signals will be zero (0) or VDD (3). Note that each input can be 0 or 3. In fact, the actual value of 3 is equivalent to

1 in the base of 4. Regarding the operation of this circuit, it can be said that this circuit calculates the sum of two inputs A and B.

According to Table 6, four states can occur for inputs A and B, and the carry creator circuit must be designed to operate according to Table 6. In order to realize the circuit, three different values 0, 1, and 2 must be generated at the output. If both inputs are 3, the output must be 0. For this purpose, two N-type series transistors are used. Note that zero-volt transmission is easily done with an N-type transistor. Two P-type series transistors are used to generate a value of 2 at the output when both inputs are zero. To transmit the value of 1 to the output when one of the inputs is 3 and the other is zero, two N-type series transistors and an inverter are used to invert the input with a value of zero. In fact, this inverter works like a binary inverter because inputs A and B have no more than two modes (0 and 3).

TABLE 5 THE LOOK-UP TABLE OF FINAL CARRY GENERATOR

inputs		output
B	A	Carry
0	0	2
0	3	1
3	0	1
3	3	0




Fig. 8. The Carry generator transistor level circuit ( $n1=7$ ,  $n2=0$  for all of Transistor)

#### IV. Simulation results

The proposed design was simulated using the Stanford 32 nm CNTFET library in HSPICE software [42-43]. The parameters of the CNTFET transistor and its values are shown in Table 6.


TABLE 6 THE PARAMETERS OF THE CNTFET TRANSISTOR

Parameters	Description	Value
$L_{ch}$	Physical channel length	32 nm
$L_{ss}$	The length of the doped CNT source extension region	32 nm


$L_{dd}$	The length of the doped CNT drain extension region	32 nm
$L_{geff}$	The mean-free-path in the intrinsic CNT channel	100 nm
<b>Sub-pitch</b>	The distance between the centers of two adjacent CNTs	4 nm
<b>Kox</b>	The dielectric constant of high-k top gate dielectric material ( $HfO_2$ )	16
<b>Tox</b>	The thickness of high-k top (planer) gate dielectric material ( $HfO_2$ )	4 nm
$K_{sub}$	The dielectric constant of the substrate	4
$C_{sub}$	The Coupling capacitor between the channel area and the substrate	40 af/ $\mu m$
<b>Efi</b>	The fermi level of the doped source/drain tube	60 eV
Phi-M	The CNT work function	4.6 eV

The QDEC block is simulated by Hspice software. The timing diagram of the input and output signals of this block is shown in Fig. 9.


The proposed half-adder block consists of two circuits for creating Cbar and Sum, and the timing diagram of the input and output signals of this block is shown in Fig. 10. The simulation results show that this circuit consumes 1.3679 microwatts of power for proper operation, while the delay in the signal path is equal to 10 picoseconds. These results show that the PDP (Power Delay Product) index of this block is equal to 0.136 fJ.




(a)




(b)




(c)



(d)




(e)




(f)


Fig. 9. The simulation result of QDEC- (a): I, (b): I0, (c): I1, (d): I2b, (e): I2, (f): I3




(a)



(b)



(c)




(d)

Fig. 10. The simulation results of the proposed half-adder-(a): A input, B Input, (c): Sum Output, (d): Car output.


The time diagram of the input signals and the output signals of the carry generator block are shown in Fig. 11. The results show that the circuit operates correctly for all states. In Fig. 11, the Cbar1 and Cbar2 signals are the carry signals of the proposed half-adders.

The final performance of the proposed full-adder is correct in all possible states. The PDP index of the proposed full-adder is equal to 106 fJ.


Table 7 shows the performance results of the proposed blocks in comparison with other works. It, indeed, compares the proposed four-level circuits and some three-level reports. There are several important points for a proper comparison of the design reports of the proposed circuits. In the processing circuits, the frequency and load capacitor of the circuits must be the same. Important parameters, including power consumption, propagation delay, and PDP coefficient, are reported in Table 7. Another important indicator of processing circuits is space consumption. For this type of comparison, valid outputs must be provided, and on the other hand, many conditions, including the load capacitor, must be considered. Finally, the results show that the proposed block is in better condition in terms of the energy index, while the space required to implement the final block of the full-adder is also reduced.



(a)







(b)




(c)

Fig. 11. The simulation results of the final carry generator- (a): Cbar1 output, (b): Cbar2 output, (c): Carry output.



(a)



(b)

Fig. 12. The timing diagram of the proposed full-adder- (a): sum output (b): carry output.

## V. Conclusion

Compared to binary circuits, MVL circuits have advantages and disadvantages. Binary processing circuits have a higher noise margin than MVL circuits. The reduction of connections between blocks and higher data density of multi-level circuits are the most important advantages of these circuits compared to processing circuits. In implementing quaternary circuits, it is complicated to produce levels 1 and 2 using transistors. In this article, the output of the Carry-out digit had two logical levels, and the approach adopted to implement the circuits was binary, which reduced the number of transistors and power consumption. The paper presented a quaternary full-adder structure consisting of two half-adders and a carry generator using a new structure. Using the techniques used to reduce the power and chip area in the design of this structure, the power and chip area of the proposed structure was finally optimized. To implement this structure, the four-level to binary conversion technique was used to implement the carry output circuit. The simulation results showed that the PDP of all the proposed full-adder was 10.68 aJ.

## REFERENCES

- [1] N. Yanamala, V. E. Kagan, and A. A. Shvedova, "Molecular modeling in structural nano-toxicology: Interactions of nano-particles with nano-machinery of cells," *Advanced drug delivery reviews*, Vol. 65: pp.2070-2077, 2013.
- [2] S. Fakhari, N. H. Bastani, and M. H. Moaiyeri, "A low-power and area-efficient quaternary adder based on CNTFET switching logic," *Analog Integrated Circuits and Signal Processing*, Vol. 98, pp.221-232, 2019.
- [3] S. Lin, Y.-B. Kim, and F. Lombardi, "A novel CNTFET-based ternary logic gate design," in *2009 52nd IEEE International Midwest Symposium on Circuits and Systems*, 435-438, 2009.
- [4] M. H. Moaiyeri, R. F. Mirzaee, A. Doostaregan, K. Navi, and O. Hashemipour, "A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits," *IET Computers & Digital Techniques*, Vol. 7, pp.167-181, 2013.
- [5] S. Wind, J. Appenzeller, and P. Avouris, "Lateral scaling in carbon-nanotube field-effect transistors," *Physical Review Letters*, vol. 91, pp.058301, 2003.
- [6] E. Dubrova, "Multiple-valued logic in VLSI: challenges and opportunities," in *Proceedings of NORCHIP*, pp.340-350, 1999.
- [7] M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and O. Hashemipour, "Efficient CNTFET-based ternary full-adder cells for nanoelectronics," *Nano-Micro Letters*, Vol. 3: pp.43-50, 2011.
- [8] A. D. Zarandi, M. R. Reshadinezhad, and A. Rubio, "A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells," *IEEE Access*, Vol. 8: pp.58585-58593, 2020.
- [9] M. Shahangian, S. A. Hosseini, and R. F. Mirzaee, "A Universal Method for Designing Multi-Digit Ternary to Binary Converter Using CNTFET," *Journal of Circuits, Systems and Computers*, p. 2050196, 2020.
- [10] M. J. Maleki, A. Mir, and M. Soroosh, "Designing an ultra-fast all-optical full-adder based on nonlinear photonic crystal cavities," *Optical and Quantum Electronics*, vol. 52, pp.1-11, 2020.
- [11] F. Pakrai, M. Soroosh, M. and J. Ganji, "A novel proposal for an all optical combined half-adder/subtractor," *Optical and Quantum Electronics*, Vol.54, p.518, 2022.
- [12] M. J. Maleki, A. Mir, and M. Soroosh, "Design and analysis of a new compact all-optical full-adder based on photonic crystals," *Optik*, Vol. 227. p.166107, 2021.
- [13] M. J. Maleki, A. Mir, and M. Soroosh, "Ultra-fast all-optical full-adder based on nonlinear photonic crystal resonant cavities," *Photonic Network Communications*, Vol. 41, pp. 93-101, 2021.
- [14] A. Rostami, A. Haddadpour, F. Nazari, and H. Alipour, "Proposal for an ultracompact tunable wavelength-division-multiplexing optical filter based on quasi-2D photonic crystals," *Journal of Optics*, Vol.12, p.015405, 2009.
- [15] F. Mehdizadeh, M. Soroosh, and H. Alipour-Banaei, "Proposal for 4-to-2 optical encoder based on photonic crystals," *IET Optoelectronics*, Vol. 11, pp.29-35, 2017.
- [16] T. Daghooghi, M. Soroosh and K. Ansari-Asl, "A novel proposal for all-optical decoder based on photonic crystals," *Photonic Network Communications*, Vol.35, pp.335-341, 2018.
- [17] S. W. Dietrich, D. Goelman, C. M. Borrer, and S. M. Crook, "An animated introduction to relational databases for many majors," *IEEE Transactions on Education*, Vol. 58, pp.81-89, 2014.
- [18] S. Lin, Y.-B. Kim, and F. Lombardi, "CNTFET-based design of ternary logic gates and arithmetic circuits," *IEEE transactions on nanotechnology*, Vol. 10, pp.217-225, 2009.
- [19] M. Mukaidono, "Regular ternary logic functions ternary logic functions suitable for treating ambiguity", *IEEE transactions on computers*, pp.179-183, 1986.
- [20] S. A. Hosseini and S. Etezadi, "A novel very low-complexity multi-valued logic comparator in nanoelectronics," *Circuits, Systems, and Signal Processing*, Vol.39: pp.223-244, 2020.
- [21] M. Ghelichkhan, S. A. Hosseini, and S. H. P. Komleh, "Multi-digit Binary-to-Quaternary and Quaternary-to-Binary Converters and Their Applications in Nanoelectronics," *Circuits, Systems, and Signal Processing*, Vol.39: pp.1920-1942, 2020.
- [22] F. Motalebi, and S. Sayedsalehi, "Design of Low Power Full-Adder Circuit Using Quantum-dot Cellular Automata," *International Journal of Industrial Electronics Control and Optimization*, Vol.5, pp.99-108, 2022.
- [23] D. Akinwande, J. Liang, S. Chong, Y. Nishi, and H. S. P. Wong, "Analytical ballistic theory of carbon nanotube transistors: experimental validation, device physics, parameter extraction, and performance projection," *Journal of Applied Physics*, Vol.104, pp.1-7, 2008.
- [24] M. Yousefi, K. Monfaredi, Z. Moradi, "Design and Simulation of Pseudo Ternary Adder based on CNTFET," *AUT Journal of Electrical Engineering*, Vol.54, pp.361-376, 2022.
- [25] K. Navi, V. Foroutan, M. R. Azghadi, M. Maeen, M. Ebrahimpour, M. Kaveh, et al., "A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter," *Microelectronics Journal*, Vol. 40, pp.1441-1448, 2009.
- [26] P. C. Balla and A. Antoniou, "Low power dissipation MOS ternary logic family," *IEEE Journal of Solid-State Circuits*, Vol. 19, pp. 739-749, 1984.
- [27] J. T. Butler, *Multiple-valued logic in VLSI design*: IEEE Computer Society, 1991.

- [28] M. H. Moaiyeri, A. Doostaregan, and K. Navi, "Design of energy-efficient and robust ternary circuits for nanotechnology," *IET Circuits, Devices & Systems*, Vol. 5, pp.285-296, 2011.
- [29] P. Keshavarzian and K. Navi, "Universal ternary logic circuit design through carbon nanotube technology," *International Journal of Nanotechnology*, Vol.6, pp.942-953, 2009.
- [30] R. Rajaei, and A. Amirany, "Reliable, high-performance, and nonvolatile hybrid SRAM/MRAM-based structures for reconfigurable nanoscale logic devices," *Journal of Nanoelectronics and Optoelectronics*, vol.13, pp.1271-1283, 2018.
- [31] E. Roosta, and S.A. Hosseini, "A novel multiplexer-based quaternary full adder in nanoelectronics," *Circuits, Systems, and Signal Processing*, Vol.38, pp.4056-4078, 2019.
- [32] M. Ebrahimy, M. Gholami, H. Adarang, and R. Yosefi, "Novel robust quantum-dot cellular automata (QCA) full adder in the one-dimensional clock," *International Journal of Nano Dimension*, vol.13, no.4, pp.353-361, 2022.
- [33] Z. Wang, W. Zhao, E. Deng, J.O. Klein and C. Chappert, "Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque," *Journal of Physics D: Applied Physics*, Vol.48, p.065001, 2015.
- [34] E. Deng, Y. Zhang, W. Kang, B. Diany, J.O. Klein, G. Prenat and W. Zhao, "Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction," *IEEE Transactions on Circuits and Systems I: Regular Papers*, Vol.62, pp.1757-1765, 2015.
- [35] M.D. Bishop, G. Hills, T. Srimani, C. Lau, D. Murphy, S. Fuller, J. Humes, A. Ratkovich, M. Nelson and M.M. Shulaker, "Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities," *Nature Electronics*, Vol. 3, pp.492-501, 2020.
- [36] M.M. Shulaker, G. Hills, R.S. Park, R.T. Howe, K. Saraswat, H.S.P Wong and S. Mitra, "Three-dimensional integration of nanotechnologies for computing and data storage on a single chip," *Nature*, Vol.547(7661), pp.74-78, 2017.
- [37] M. Krishna Gopi Krishna, A. Roohi, R. Zand and R.F. DeMara, "Heterogeneous energy-sparing reconfigurable logic: spin-based storage and CNFET-based multiplexing," *IET Circuits, Devices & Systems*, Vol. 11, no.3, pp.274-279, 2017.
- [38] F. Razi, M.H. Moaiyeri, R. Rajaei and S. Mohammadi, "A variation-aware ternary Spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNTFET logic," *IEEE Transactions on Nanotechnology*, Vol.18, pp.598-605, 2019.
- [39] A.A. Javadi, M. Morsali and M.H. Moaiyeri, "Magnetic nonvolatile flip-flops with Spin-Hall assistance for power gating in ternary systems," *Journal of Computational Electronics*, Vol. 19(3), pp.1175-1186, 2020.
- [40] A. Amirany, M.H. Moaiyeri and K. Jafari, "Process-in-memory using a magnetic-tunnel-junction synapse and a neuron based on a carbon nanotube field-effect transistor," *IEEE Magnetics Letters*, Vol. 10, pp.1-5, 2019.
- [41] P.L. McEuen, M.S. Fuhrer, and H. Park, "Single-walled carbon nanotube electronics," *IEEE transactions on nanotechnology*, Vol.1, pp.78-85, 2002.
- [42] J. Deng, and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region," *IEEE Transactions on Electron Devices*, Vol.54, No.12, 3186–3194, 2007.
- [43] J. Deng, and H.-S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking," *IEEE Transactions on Electron Devices*, Vol.54, No.12, 3195–3205, 2007.
- [44] A. Raychowdhury and K. Roy, "Carbon-nanotube-based voltage-mode multiple-valued logic design," *IEEE Transactions on Nanotechnology*, Vol. 4, pp.168-179, 2005.
- [45] F. Sharifi, M. H. Moaiyeri, and K. Navi, "A novel quaternary full-adder cell based on nanotechnology," *International Journal of Modern Education and Computer Science*, Vol. 7, pp.19, 2015.



**Farzaneh Yousefzadeh** received the B.Sc, M.Sc degrees from Saraj University in 2017 and Azarbaijan Shahid Madani University in 2019, respectively. She was Talented B.SC student and entrance without exam from B.SC to M.SC through scientific interview. His Current research interests include Design of Computing circuit based on CNTFET and CMOS transistors, design of analog and digital circuit. Farzaneh Yousefzadeh is M.SC Electronic Engineering , Azarbaijan Shahid Madani university , Tabriz, Iran ( e-mail: f.ahari167@gmail.com).



**Mousa Yousefi** received the B.Sc. degree from Urmia University, M.Sc., and PhD degrees from Tabriz University. He was with Electronic Research Center Group, during 2008 to 2011 and was also an academic staff with Islamic Azad University, Ilkhechi Branch from 2008 to 2012. He is currently with Electrical and Electronics Engineering Faculty, Azarbaijan Shahid Madani University, Tabriz, Iran. His current research interests include current mode integrated circuit design, low voltage, low power circuit, design RF circuit and systems and analog microelectronics and data converters. Mousa Yousefi is assistant professor with Department of Electrical and Electronic Engineering, Engineering Faculty, Azarbaijan Shahid Madani University, Tabriz, Iran (e-mail: m.yousefi@azaruniv.ac.ir).



**Khalil Monfaredi** received the B.Sc., M.Sc., and PhD degrees from Tabriz University in 2001 and Iran University of Science and Technology in 2003 and 2011, respectively. He was with Electronic Research Center Group, during 2001 to 2011 and was also an academic staff with Islamic Azad University, Miyandoab Branch from 2006 to 2012. He served as the Research and Educational Assistant of Miyandoab Sama College from 2009 to 2011 and vice chancellor during 2011 to 2012. He is currently with Electrical and Electronics Engineering Faculty, Azarbaijan Shahid Madani University, Tabriz, Iran. He is the associate dean of engineering faculty, Azarbaijan Shahid Madani University since 2017. He is the author

or coauthor of more than thirty national and international papers and also collaborated in several research projects. He is also the founder of electronic department in Islamic Azad University-Miyandoab Branch and was the chairman of 2010 electronic and computer scientific conference (ECSC2010) held in Islamic Azad University, Miyandoab Branch. His current research interests include current mode integrated circuit design, low voltage, low power circuit and systems and analog microelectronics and data converters. Khalil Monfaredi is associate professor with Department of Electrical and Electronic Engineering, Engineering Faculty, Azarbaijan Shahid Madani University, Tabriz, Iran (e-mail: khmonfaredi@azaruniv.ac.ir).