Optimization of a New Extended Cascaded Multilevel Inverter Topology to Reduce DC Voltage Sources and Power Electronic Components

Roya Naderi¹, Ebrahim Babaei², Mehran Sabahi³, and Ali Daghigh⁴

¹,⁴Department of Electrical Engineering, Shabestar Branch, Islamic Azad University, Shabestar, Iran
²,³Faculty of Electrical and Computer, Engineering, University of Tabriz, Tabriz, Iran

This work proposes a new multilevel inverter consisting of basic and sub-multilevel units. The basic unit is made up of four isolated dc voltage sources, two bidirectional switches, and ten unidirectional switches. To increase the number of output voltage levels, a cascaded architecture based on a series connection of sub-multilevel is proposed. The proposed inverter utilizes two algorithms to determine the values of dc voltage sources. The number of IGBTs, dc voltage sources, gate driver circuits, variety of dc voltage sources, and peak standing voltage on the switches are calculated and their optimization to produce the maximum number of levels in output voltage is investigated. To examine the advantages of the proposed inverter, the topology is compared with other topologies. The results show the superiority of the proposed topology over most conventional topologies in terms of the number of circuit components. Finally, to confirm the performance of the proposed multilevel inverter, the experimental results of a 25-level inverter prototype are provided.

I. INTRODUCTION

Multilevel inverters (MLI) have been used as one of the premier alternatives for medium to high power conversion utilizations, such as FACTS devices, renewable energy conversion systems, UPSs (uninterruptible power supply), electric vehicles, and HVDC [1-3]. One of famous topologies is Cascaded H-bridge (CHB) inverters. However, cascaded inverters require a greater quantity of input dc voltage sources and switches, and attempts to minimize the quantity of multi-level inverter circuit components have been one of the main goals of researchers. Based on these constraints, several topologies have been proposed to decrease the quantity of switches in [4-7] and H bridges are used to generate both positive and negative output voltage levels in all these topologies. However, H-bridge switches have a higher standing voltage, which limits their utilization in high-voltage systems. The topologies presented in [6, 7] are composed of diodes and have higher power losses in their asymmetric topologies. These limitations were resolved in [4, 8-9] where the structures can generate both polarities of output voltage levels without using H-bridge. However, they require more isolated dc voltage sources, which is another problem. A new MLI topology presented in [10, 11] is a modified H-bridge multilevel inverter that can generate both polarities of output voltage levels using fewer switches. The topologies presented in [12-13] utilize bidirectional
switches in which the number of gate driver circuits decreases due to the presence of one driver on each bidirectional switch. However, these topologies have a higher standing voltage than the CHB. New MLI topologies disadvantage of this converter is that it has a higher total standing voltage and the quantity of dc voltage sources in [15] is high. The use of a lower number of dc voltage sources in the switched cascaded MLI structure presented in [16] is one of the advantages of this topology. However, requiring a large number of ON switches is an unsolved problem and reduces the efficiency of the inverter. A new MLI topology with asymmetrical configuration was reported in [17], which can produce higher output voltage levels but still suffers from a large number of drivers and isolated sources of dc voltage sources. The MLI topologies introduced in [17, 18] generate both polarities of voltage levels without using an H-bridge. The nature of the bidirectional and unidirectional switches used in these architectures are common emitters where each unidirectional switch comprises of an antiparallel diode and an IGBT, while a bidirectional switch has two IGBTs and antiparallel diodes accordingly both of which require a single gate driver circuit. The basic structure of E-Type MLI in [17] generates 13 levels of output voltage using four asymmetric dc voltage sources and 10 gate driver circuits, but the ST-type topology in [18] requires the same number of dc voltage sources (four asymmetric dc voltage sources) and 12 gate driver circuits to produce 17 levels at the output. A new multilevel inverter topology comprising basic and sub-multilevel units is proposed in this work. This topology is also optimized for different purposes and is then compared with several multilevel inverters to evaluate the benefits of the advantages and disadvantages. Finally, the performance of the proposed 25-level inverter is evaluated by performing different test scenarios on the designed inverter prototype.

II. PROPOSED BASIC UNIT

The basic unit of the proposed multilevel inverter is shown in Fig. 1. The architecture of the proposed topology is a combination of ten unidirectional switches (individual switches are made up of an antiparallel diode and an IGBT), two bidirectional switches with a common-emitter topology (made of two IGBTs and two antiparallel diodes), and four isolated dc voltage sources with magnitudes of \((U_1)\) and \((U_2)\). The switching modes of the proposed 25-level MLI are presented in Table I in which ‘1’ and ‘0’ stand for ON and OFF states of the switches, respectively. The circuit layout of the proposed topology and the selection of the switching paths should be such that the dc voltage sources are never short-circuited by IGBTs or diodes. Clearly, the switches \((Z_i, Z_j)\), \((Z_i, S_i, S_j)\), \ldots are reported in [14, 15] have reduced the number of switches and used unidirectional switches. The amplitudes of dc voltage sources in these topologies are equal in which case it is named symmetric configuration. However, the main controlled in a complementary way to have a safe performance and to avoid short circuits across the voltage sources. The proposed MLI configurations shown in Fig. 1 can generate the following levels of voltage at the output:

\[ 0, \pm U_1, \pm 2U_1, \pm (U_1 - 2U_2), \pm (U_1 - U_2), \pm U_2, \]

\[ \pm (U_1 + U_2), \pm (2U_1 + U_2), \pm (2U_1 - U_2), \pm (2U_1 - 2U_2), 2U_2, \pm (U_1 + 2U_2), \pm (2U_1 + 2U_2). \]

Due to the importance and impact of dc voltage source values on the quantity of output voltage levels, the amplitude of the dc voltage sources is chosen to produce maximize the number of output voltage levels as follows:

\[ U_1 = U_{dc}, \quad U_2 = 2U_{dc}. \]

As mentioned before, this topology is capable of generating 25 levels of output voltage: zero output voltage level and 12 output levels for each polarity of voltage without using any voltage polarity generator such as H-bridges. Another issue regarding the proposed basic structure is the design and selection of switches. For this purpose, it is necessary to specify the nominal values of voltage and current of all switches. Table II summarizes the nominal values of voltage and current of all switches. Due to the fact that the switches that are on always have a series connection with the output load, the rated current of all switches will be equal to the maximum load current \((I_a)\).

III. PROPOSED CASCADE MULTILEVEL INVERTER

The extended topology, which is referred to as sub-multilevel, is capable of producing higher levels of output voltage as shown in Fig. 2. The proposed sub-multilevel is made up of \(n\) dc voltage sources with magnitude \((U_1)\) and \(n\) equal dc voltage sources with magnitude \((U_2)\).

![Fig. 1. The proposed basic unit topology.](image)

Table III indicates the switching modes of the proposed sub-multilevel. Deriving expression for the quantity of
power electronic components used in the sub-multilevel topology is the focus of this section. The quantity of dc voltage sources ($N_{source}^{sub}$), the quantity of IGBTs ($N_{IGBT}^{sub}$), the quantity of gate driver ($N_{drive}^{sub}$), and the quantity of a variety of dc voltage sources ($N_{source}^{var}$) in the sub-multilevel topology can be calculated using the following equations:

$$N_{source}^{sub} = 2n$$  \hspace{1cm} (1)

$$N_{drive}^{sub} = 2n + 8$$  \hspace{1cm} (2)

$$N_{IGBT}^{sub} = 4n + 6$$  \hspace{1cm} (3)

$$N_{source}^{var} = 2$$  \hspace{1cm} (4)

The total number of dc voltage sources used in the topology as shown in Fig. 2 is equal to 2n. As per Table III, the maximum output voltage of the proposed sub-multilevel ($U_{sub\,max}$) and the number of output voltage levels can be derived from the following equations:

$$U_{sub\,max} = n(U_1 + U_2)$$  \hspace{1cm} (5)

$$N_{level\,sub} = 2n(U_1 + U_2) + 1$$  \hspace{1cm} (6)

### TABLE I

<table>
<thead>
<tr>
<th>$S_1$</th>
<th>$S_2$</th>
<th>$S_3$</th>
<th>$S_4$</th>
<th>$S_5$</th>
<th>$S_6$</th>
<th>$S_7$</th>
<th>$S_8$</th>
<th>$Z_1$</th>
<th>$Z_2$</th>
<th>$F_1$</th>
<th>$F_2$</th>
<th>$U_j$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2(U_1)</td>
<td></td>
</tr>
</tbody>
</table>

Another key characteristic of multilevel inverters is the total standing voltage on the switches ($TSV_{sub}$). This criterion is obtained by summing the maximum standing voltage on the switches in their OFF state. $TSV_{sub}$ is calculated as:

$$TSV_{sub} = \sum_{j=1}^{n} U_{Z,j} + \sum_{m=1}^{a} U_{F,j} + \sum_{n=1}^{b} U_{S,j} + U_{S,X} + U_{S,Y}$$  \hspace{1cm} (7)

where $U_{Z,j}$, $U_{F,j}$, $U_{S,j}$, $U_{S,X}$, and $U_{S,Y}$ are the values of standing voltages for switches $Z_1, Z_2, Z_3, \ldots, Z_n$, switches $F_1, F_2, F_3, \ldots, F_a$, switches $S_1, S_2, S_3, \ldots, S_b$, switch $S_X$ and switch $S_Y$, respectively. Based on the peak standing voltage values for individual switches, $TSV_{sub}$ can be calculated for each switch as follows:

$$U_{S,1} = U_{S,2} = U_{S,5} = U_{S,6} = n(U_1 + U_2)$$  \hspace{1cm} (8)

$$U_{S,3} = nU_2$$  \hspace{1cm} (9)

$$U_{S,4} = nU_1$$  \hspace{1cm} (10)

$$\sum_{j=1}^{n} U_{Z,j} = \begin{cases} \frac{3n^2 - nU_1}{4} & , n = even \\ \frac{3n^2 - nU_1}{4} & , n = odd \end{cases}$$  \hspace{1cm} (11)

$$\sum_{j=1}^{n} U_{F,j} = \begin{cases} \frac{3n^2 - nU_2}{4} & , n = even \\ \frac{3n^2 - nU_2}{4} & , n = odd \end{cases}$$  \hspace{1cm} (12)

$$TSV_{sub} = \begin{cases} \frac{3n^2 + 11n}{4} & , n = even \\ \frac{3n^2 + 11n - 1}{4} & , n = odd \end{cases}$$  \hspace{1cm} (13)

To generate higher levels of output voltages while utilizing fewer components, $m$ sub-multilevels can be connected in series as shown in Fig. 3. The output voltage of the proposed cascade multilevel inverter topology ($u_o$) is obtained by:

$$u_o = u_{o,1} + u_{o,2} + u_{o,3} + \cdots + u_{o,m}$$  \hspace{1cm} (14)

According to Table III, the equation of the maximum output voltage of the proposed cascade multilevel inverter is expressed as:

$$u_{o,max} = \left[ \frac{4(n+1)^n - 1}{2} \right] U_d = \left( \frac{N_{level\,sub} - 1}{2} \right) U_d$$  \hspace{1cm} (15)

Fig. 3 consists of $m$ sub-multilevel units and each submultilevel comprises ($n_{j,1} + n_{j,2}$) dc voltage sources in which $n_{j,1}$ and $n_{j,2}$ are the number of voltage sources on the left and right sides of the $j$th sub-multilevel, respectively. To maximize the number of generated voltage levels in the output, with constant device quantity, the number of voltage sources on both sides of each sub-multilevel unit should be equal, and this number must be the same on all sub-multilevel inverters as:

$$n_{j,1} = n_{j,2} = n$$  \hspace{1cm} (16)

Using Eq. (16), we have:

$$N_{source} = 2nm$$  \hspace{1cm} (17)

$$N_{drive} = m(2n + 8)$$  \hspace{1cm} (18)

$$N_{IGBT} = m(4n + 6)$$  \hspace{1cm} (19)
TABLE II

| Nominal Values of Voltage and Current of Switches |
|-----------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
|                  | S₁        | S₂        | S₃        | S₄        | S₅        | S₆        | S₇        | S₈        | S₉        |
| Standing         |           |           |           |           |           |           |           |           |           |           |
| voltage          | 2(U₁ + U₂) | 2(U₁ + U₂) | 2U₂       | 2U₂       | (U₁ + U₂) | 2(U₁ + U₂) | 2U₁       | U₁        | U₂        |
| Current rating   | Iₙ        | Iₙ        | Iₙ        | Iₙ        | Iₙ        | Iₙ        | Iₙ        | Iₙ        | Iₙ        |

The total standing voltage of switches in the proposed MLI (TSV) for \( n \geq 2 \) is computed using the equations below:

\[
TSV = \sum_{n=1}^{m} \left( \sum_{j=1}^{n} U_{z_{jk}, j} + \sum_{j=1}^{n} U_{s_{jk}, j} + \sum_{j=1}^{n} U_{s_{jk}, j} \right)
\]

(20)

Consider Fig. 3, it is clear that:

\[
\sum_{k=1}^{m} U_{s_{k}, 1} = \sum_{k=1}^{m} U_{s_{k}, 2} = \sum_{k=1}^{m} U_{s_{k}, 5} = \sum_{k=1}^{m} U_{s_{k}, 6}
\]

(21)

\[
\sum_{k=1}^{m} U_{s_{k}, 1} = n \sum_{k=1}^{m} (U_{k_{1}, 1} + U_{k_{2}, 2})
\]

(22)

\[
\sum_{k=1}^{m} U_{s_{k}, x} = \sum_{k=1}^{m} U_{s_{k}, y} = n \sum_{k=1}^{m} U_{k_{1}, 1}
\]

(23)

\[
\sum_{k=1}^{m} \sum_{j=1}^{n} U_{z_{k}, j} = \begin{cases} 
\frac{3n^2}{4} - \frac{n}{2} \sum_{k=1}^{m} U_{k_{1}, 1} & , \text{n even} \\
\frac{3n^2}{4} - \frac{n}{2} \sum_{k=1}^{m} U_{k_{1}, 1} & , \text{n odd}
\end{cases}
\]

(24)

\[
\sum_{k=1}^{m} \sum_{j=1}^{n} U_{f_{k}, j} = \begin{cases} 
\frac{3n^2}{4} - \frac{n}{2} \sum_{k=1}^{m} U_{k_{1}, 2} & , \text{n even} \\
\frac{3n^2}{4} - \frac{n}{2} \sum_{k=1}^{m} U_{k_{1}, 2} & , \text{n odd}
\end{cases}
\]

(25)

TSV for \( n \geq 2 \) is calculated as follows:

\[
TSV = \begin{cases} 
\left( \frac{3n^2}{4} + \frac{11n}{2} \sum_{k=1}^{m} (U_{k_{1}, 1} + U_{k_{1}, 2}) \right) & , \text{n even} \\
\left( \frac{3n^2}{4} - \frac{11n}{2} \sum_{k=1}^{m} (U_{k_{1}, 1} + U_{k_{1}, 2}) \right) & , \text{n odd}
\end{cases}
\]

(26)

IV. Determining DC Voltage Source Magnitudes

A. First Algorithm

**First sub-multilevel:**

\[
U_{1,1} = U_{1,2} = U_{dc}
\]

(27)

The peak output voltage is obtained by:

\[
U_{o_{max},1} = n(U_{1,1} + U_{1,2}) = 2nU_{dc}
\]

(28)

**Second sub-multilevel:**

\[
U_{2,1} = U_{2,2} = 2U_{o_{max},1} + U_{dc} = (4n + 1)U_{dc}
\]

(29)

The peak output voltage is expressed as:

\[
U_{o_{max},2} = n(U_{2,1} + U_{2,2}) = 2n(4n + 1)U_{dc}
\]

(30)

**m**th sub-multilevel:

\[
U_{m,1} = U_{m,2} = 2 \sum_{j=1}^{n} (U_{o_{max},1}) + U_{dc} = (4n + 1)^{m-1}U_{dc}
\]

(31)

Based on this algorithm, the number of output voltage levels \( (N_{level,1}) \) is calculated as:

\[
N_{level,1} = (4n + 1)^n
\]

(32)

Based on the first algorithm and using Equs. (14), (26), and (32), the maximum generated output voltage \( (u_{o_{max},1}) \) and the total value of standing voltage on the switches \( (TSV_{1}) \) could be computed by:

\[
u_{o_{max},1} = \frac{(4n + 1)^n - 1}{2} U_{dc} = \frac{(N_{level,1} - 1)}{2} U_{dc}
\]

(33)

\[
TSV_{1} = \begin{cases} 
\left( \frac{3n^2}{4} + \frac{11n}{2} \left( (4n + 1)^n - 1 \right) ight) U_{dc} & , \text{n even} \\
\left( \frac{3n^2}{4} - \frac{11n}{2} \left( (4n + 1)^n - 1 \right) \right) U_{dc} & , \text{n odd}
\end{cases}
\]

(34)

The number of the variety of dc voltage source for this algorithm \( N_{variety,1} \) is equal to:

\[
N_{variety,1} = m
\]

(35)

![Fig. 2. The proposed sub-multilevel topology.](image2)

![Fig. 3. The topology of the proposed multilevel.](image3)
Table III

SWITCHING STATES OF THE PROPOSED SUB-MULTILEVEL.

<table>
<thead>
<tr>
<th>S_1</th>
<th>S_2</th>
<th>S_3</th>
<th>S_4</th>
<th>S_5</th>
<th>S_6</th>
<th>S_7</th>
<th>Z_1</th>
<th>Z_{n+1}</th>
<th>Z_n</th>
<th>F_1</th>
<th>F_{n+1}</th>
<th>F_n</th>
<th>U_o</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

B. Second Algorithm

Unlike the first algorithm, each sub-multilevel has a different dc voltage source magnitude in the second algorithm, as summarized below:

First sub-multilevel unit:

\[ U_{1,1} = U_{dc} \]  
\[ U_{1,2} = (2n+1)U_{1,1} \]  

The peak output voltage for the first sub-multilevel is given by:

\[ U_{max,1} = n(U_{1,1} + U_{1,2}) = 2n(n+1)U_{dc} \]  

Second sub-multilevel:

\[ U_{2,1} = 2U_{max,1} + U_{dc} = (2n+1)^2U_{dc} \]  
\[ U_{2,2} = (2n+1)U_{2,1} = (2n+1)^3U_{dc} \]  

From Eq. (15), (39), and (40), the peak output voltage for the second sub-multilevel is obtained by:

\[ U_{max,2} = n(U_{2,1} + U_{2,2}) = 2n(1+n)(1+2n)^2U_{dc} \]  

\[ m \text{th sub-multilevel:} \]

\[ U_{m,1} = 2\sum_{j=1}^{j=m-1}(U_{max,j}) + U_{dc} = (2n+1)^{2m-1}U_{dc} \]  
\[ U_{m,2} = (2n+1)U_{m,1} = (2n+1)^{2m}U_{dc} \]  
\[ U_{max,m} = n(U_{m,1} + U_{m,2}) = 2n(1+n)(1+2n)^{2m-1}U_{dc} \]  

Considering the second algorithm, the output voltage levels \( N_{lev,2} \) is computed as:

\[ N_{lev,2} = (2n+1)^{2m} \]  

Considering Equ. (14), (26), and (45), the peak output voltage magnitude \( U_{max,2} \) and the total magnitude of the standing voltage on the switches based on the second algorithm \( TSV_2 \) are obtained from the following equations:

\[ u_{o,max,2} = \frac{(2n+1)^{2m}-1}{2} U_{dc} = \frac{(N_{lev,2}-1)U_{dc}}{2} \]  

\[ TSV_2 = \begin{cases} \frac{3n^2+11n}{4} \cdot \frac{(2n+1)^{2m}-1}{2n} U_{dc} & n = \text{even} \\
\frac{3n^2+22n}{8n} \cdot \frac{(N_{lev,2}-1)U_{dc}}{2} & n = \text{odd} \end{cases} \]

The variety of the dc voltage sources used \( N_{variety,2} \) is expressed by:

\[ N_{variety,2} = 2m \]  

V. OPTIMAL TOPOLOGY

This section analyzes the number of components and standing voltage on the switches, and the minimum number of components and \( TSV \) are calculated to attain the maximum quantity of the output voltage levels.

A. Optimal topology for a minimum quantity of IGBTs with constant quantity of output voltage levels

To identify the configuration that can create a constant number of output voltage levels \( N_{lev,1} \) and \( N_{lev,2} \) for the minimum quantity of IGBTs, using Eq. (19), (32), and (45), the number of IGBTs are determined as follows:

\[ N_{IGBT} = \ln(N_{lev,1}) \times \frac{(4n+6)}{\ln(4n+1)} \text{ for } n \geq 2 \]  
\[ N_{IGBT} = \ln(N_{lev,2}) \times \frac{(4n+6)}{2\ln(2n+1)} \text{ for } n \geq 2 \]  

Fig. 4(a) illustrates the differences of \( \frac{(4n+6)}{2\ln(2n+1)} \) versus \( n \). According to Fig. 4 (a), it is clear that \( n = 2 \) minimizes the number of IGBTs for \( n \geq 2 \) for both proposed algorithms to achieve a constant number of output
B. Optimal topology for a minimum quantity of gate drivers with a constant quantity of output voltage levels

Minimizing the number of gate drivers to generate a constant number of output voltage levels \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) is the focus of this section. From (18), (32), and (45), the quantity of gate driver circuits are obtained as follows:

\[
N_{\text{driver}} = \ln(N_{\text{lev,1}}) \times \frac{(2n + 8)}{\ln(4n + 1)} \quad \text{for } n \geq 2 \quad (51)
\]

\[
N_{\text{driver}} = \ln(N_{\text{lev,2}}) \times \frac{(2n + 8)}{2\ln(2n + 1)} \quad \text{for } n \geq 2 \quad (52)
\]

Fig. 4(b) illustrates the differences of \( \frac{(2n + 8)}{\ln(4n + 1)} \) and \( \frac{2(2n + 8)}{\ln(2n + 1)} \) versus \( n \). From Fig. 4(b), it is clear that the minimum quantity of gate drivers for the first and second proposed algorithms are derived by \( n = 3 \).

C. Optimal topology for a minimum number of variety of magnitudes of dc voltage sources with a constant number of output voltage levels

Assuming \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) are constant in this section, the focus is to find the best topology that can generate the mentioned number of output voltage levels, using a minimum quantity of variety of dc voltage sources. According to (32) and (35), \( N_{\text{source}} \) for the first and second proposed algorithms can be derived as follows, respectively:

\[
N_{\text{source}} = \ln(N_{\text{lev,1}}) \times \frac{1}{\ln(4n + 1)} \quad \text{for } n \geq 2 \quad (53)
\]

Using (45) and (48), the following equation is calculated:

\[
N_{\text{source}} = \ln(N_{\text{lev,2}}) \times \frac{1}{2\ln(2n + 1)} \quad \text{for } n \geq 2 \quad (54)
\]

Fig. 4(c) illustrates the differences of \( \frac{1}{\ln(4n + 1)} \) and \( \frac{1}{2\ln(2n + 1)} \) versus \( n \). According to this figure, it is clear that the number of variety of dc voltage sources for a constant \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) will be reduced at the least points of these figures. The least (minimum) points are obtained at \( n = \infty \) for the first and second proposed algorithms, which means that the bigger the number of dc sources in series in one sub-multilevel, the less requirement for the variety of dc sources utilized. So, to minimize the variety of dc voltage sources, it is enough to use one sub-multilevel inverter in the optimum topology.

D. Optimal topology for a minimum number of dc voltage sources with a constant number of output voltage levels

The main focus of this part is to obtain the value of \( n \) to generate maximum \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) with a constant number of dc voltage sources. As it was already indicated in (16), the maximum quantity of voltage levels is generated when the quantity of dc voltage sources in each sub-multilevel is equal. Generally, the quantity of voltage levels is constant, from (17), (32), and (45), \( N_{\text{source}} \) for the first and second proposed algorithms is expressed accordingly by:

\[
N_{\text{source}} = \ln(N_{\text{lev,1}}) \times \frac{2n}{\ln(4n + 1)} \quad \text{for } n \geq 2 \quad (55)
\]

\[
N_{\text{source}} = \ln(N_{\text{lev,2}}) \times \frac{n}{\ln(2n + 1)} \quad \text{for } n \geq 2 \quad (56)
\]

Fig. 4(d) presents the variations of \( \frac{2n}{\ln(4n + 1)} \) and \( \frac{n}{\ln(2n + 1)} \) versus \( n \). Accordingly, the number of dc voltage sources for a constant \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) will be minimized at \( n = \infty \) for the initial and second proposed algorithms. So, to minimize the number of dc voltage sources, there will be one sub-multilevel inverter in the optimum topology.

E. Optimal topology for a maximum number of output voltage levels with a constant number of IGBTs

In this section, the number of IGBTs is assumed to be constant. Considering (19), (32), and (45), \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) are obtained as follows:

\[
N_{\text{lev,1}} = (4n + 1)^{\frac{N_{\text{stage}}}{2m+6}} \quad \text{for } n \geq 2 \quad (57)
\]

\[
N_{\text{lev,2}} = (2n + 1)^{\frac{N_{\text{stage}}}{2m+6}} \quad \text{for } n \geq 2 \quad (58)
\]

Fig. 4(f) compares \( (4n + 1)^{\frac{1}{4m+6}} \) and \( (2n + 1)^{\frac{2}{4m+6}} \) versus \( n \). It is clear that the maximum number of output voltage levels for the first and second proposed algorithms are generated when \( n = 2 \).

F. Optimal topology for a maximum number of output voltage levels with a constant number of gate drivers

In this section, the optimization goal would be to maximize the number of output voltage levels that can be generated using a constant number of gate driver circuits. Considering (18), (32), and (45), \( N_{\text{lev,1}} \) and \( N_{\text{lev,2}} \) can be obtained as follows:

\[
N_{\text{lev,1}} = (4n + 1)^{\frac{N_{\text{stage}}}{2m+8}} \quad \text{for } n \geq 2 \quad (59)
\]
\[ N_{\text{level},2} = (2n+1)\left(\frac{2^n}{2^n}\right) \quad \text{for } n \geq 2 \]  

(60)

In this inverter, the output voltage level count will be maximized when \((4n+1)^{\left(\frac{2^n}{2^n}\right)}\) and \((2n+1)^{\left(\frac{2^n}{2^n}\right)}\) reach their maximum value. Fig. 4(g) compares \((4n+1)^{\left(\frac{2^n}{2^n}\right)}\) and \((2n+1)^{\left(\frac{2^n}{2^n}\right)}\) versus \(n\) according to which the number of output voltage levels will be maximized when \(n = 3\) for both proposed algorithms.

VI. COMPARISON RESULTS

Fig. 5(a) shows the number of IGBTs versus the number of output voltage levels for the proposed topology with other references. Based on this figure, the proposed topology developed by the second algorithm uses the least amount of IGBT when compared to other structures in [19-30]. The number of the gate drivers required for the proposed topology is compared to other topologies in Fig. 5(b). This comparison indicates that when using the second algorithm for dc voltage source magnitude calculation, the proposed topology needs a minimum number of gate drivers compared to other references. The number of IGBTs, gate driver circuits, dc voltage sources, diodes, and capacitors required to generate at least 69 levels of voltage at the output of 19-30 asymmetric unit structures is summarized in Table IV. According to this table, to generate 69 output voltage levels, the proposed inverter based on the second algorithm requires 16 gate drivers and these numbers are equal to 16, 22, 36, 20, 70, 70, 61, 106, 40, 32, 22, and 21 to produce at least 69 levels in 19-30 topologies, respectively. The number of dc voltage sources is also studied and compared in Fig. 5(c), based on which when using the second algorithm for dc voltage source magnitude calculation, the recommended topology requires fewer dc voltage sources compared to the topologies in [19, 21-29].
presented in [19-30], respectively.

### Table IV

<table>
<thead>
<tr>
<th>Reference</th>
<th>NIGBT</th>
<th>Ndriver</th>
<th>Nsource</th>
<th>Capacitors</th>
<th>Diodes</th>
<th>Standing voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>19</td>
<td>24</td>
<td>16</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>266Vdc</td>
</tr>
<tr>
<td>20</td>
<td>22</td>
<td>22</td>
<td>8</td>
<td>4</td>
<td>8</td>
<td>9Vdc</td>
</tr>
<tr>
<td>21</td>
<td>36</td>
<td>36</td>
<td>18</td>
<td>-</td>
<td>136Vdc</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>22</td>
<td>20</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>231Vdc</td>
</tr>
<tr>
<td>23</td>
<td>70</td>
<td>70</td>
<td>17</td>
<td>-</td>
<td>-</td>
<td>138Vdc</td>
</tr>
<tr>
<td>24</td>
<td>136</td>
<td>70</td>
<td>34</td>
<td>-</td>
<td>-</td>
<td>1802Vdc</td>
</tr>
<tr>
<td>25</td>
<td>61</td>
<td>61</td>
<td>34</td>
<td>-</td>
<td>435Vdc</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>109</td>
<td>109</td>
<td>35</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>40</td>
<td>40</td>
<td>17</td>
<td>-</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>32</td>
<td>32</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>37</td>
<td>22</td>
<td>18</td>
<td>-</td>
<td>-</td>
<td>340Vdc</td>
</tr>
<tr>
<td>30</td>
<td>21</td>
<td>21</td>
<td>4</td>
<td>8</td>
<td>524Vdc</td>
<td></td>
</tr>
<tr>
<td>20th</td>
<td>22</td>
<td>16</td>
<td>8</td>
<td>-</td>
<td>-</td>
<td>289Vdc</td>
</tr>
<tr>
<td>Proposed</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Algorithm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**VII. EXPERIMENTAL RESULTS**

This section presents the experimental results for 25 levels of the output voltage \((n=2, m=1)\) based on the second algorithm. As per Fig. 1, this structure consists of four dc voltage sources, 14 IGBTs, and 12 driver circuits. Fig. 6 shows a circuit-built prototype in which values of \(U_1\) and \(U_2\) are selected as 30V and 150V, respectively.

![Fig. 6. Laboratory prototype](image)

According to Fig. 7, the maximum output voltage and current are 360V and 4.4A, respectively and an R–L load of \(R = 85.6\Omega\) and \(L = 88.6mH\) is utilized to represent the load with an output voltage frequency of 50 Hz. Different control methods can be used to control multi-level inverters. In this paper, the fundamental frequency switching (least error method) is considered the control method. In this control method, switching is done in such a way that according to Fig. 8, the closest step waveform to the desired sinusoidal waveform is created. Fig. 9 shows the voltage on the switches of \(S_1, S_2, \ldots, S_6, S_7, Z_1, Z_2, F_1, F_2\), which have the maximum voltage of 360, 360, 300, 300, 360, 360, 60, 60, 30, 30, 150, 150 volts, respectively. The total value of standing voltage of the switches for a 25-level inverter (the sum of standing voltage on the switches) is 2520 V, which corresponds to Eq. (26) for \(n = 2\).

![Fig. 7. Experimental results; output 25-level voltage (100V/div), and output 25-level current (2A/div).](image)

![Fig. 8. Fundamental frequency switching control method](image)

![Fig. 9. Voltage waveforms for different switches of the prototype; (a) S1(100 V/div), S2(100 V/div), (b) S3(100 V/div), S4(100 V/div), S5(100 V/div), S6(100 V/div). (c) Sx(50 V/div), Sx(50 V/div). (d) Z1(25 V/div), Z2(25 V/div), (e) F1 (100 V/div), F2 (100 V/div).](image)

**VIII. CONCLUSION**

A new basic architecture of cascaded multilevel inverter is proposed in this research. The proposed basic unit is comprised of four isolated dc voltage sources and 10
unidirectional and two bidirectional switches with a common-emitter topology. Afterward, the expansion of the basic unit and finally its cascaded variants were examined. To determine the amplitude of dc voltage sources, two algorithms were presented to generate all levels (even and odd) in the output voltage. The optimal extensive topology configuration for different purposes is investigated. For example, it is established that the units with two dc voltage sources and two dc voltage sources are the optimal structure for having a maximum voltage level count at output per specific quantity of IGBTs for both algorithms. The proposed structure was compared with several recently proposed inverter topologies in different aspects. According to the results of the comparison, it is evident that the recommended topology reduced manufacturing cost, volume, and control complexity of the circuit in comparison to the conventional topologies due to having the lowest quantity of IGBTs, gate driver circuits, and dc voltage sources. A 69-level proposed inverter based on the second algorithm requires 22 IGBTs, 16 gate driver circuits, 8 dc voltage sources, no diodes, and no capacitors. To generate the same output voltage level quantity, structures in [23, 26] require 70 and 109 IGBTs, 70 and 109 gate driver circuits, and 17 and 35 dc voltage sources, respectively. The feasibility performance of the proposed structure, for which the dc voltage source magnitudes are calculated with the second algorithm and are controlled with the fundamental frequency control method, is verified through experimental tests performed on a single-phase 25-level prototype.

REFERENCES


Ebrahim Babaei (M’10, SM’16) received the Ph.D. degree in Electrical Engineering from the University of Tabriz, in 2007. In 2007, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz. He has been a Professor since 2015. He is the author and co-author of one book and more than 580 journal and conference papers. He also holds 25 patents in the area of power electronics. His current research interests include the analysis, modelling, design, and control of Power Electronics Converters and their applications, Renewable Energy Sources, and FACTS Devices. Prof. Babaei has been the Editor-in-Chief of Tabriz Journal of Electrical Engineering since 2013. He is also currently an Associate Editor of the IEEE Transactions on Industrial Electronics, IEEE Transactions on Power Electronics, Open Journal of the Industrial Electronics Society, and Iranian Journal of Science and Technology, Transactions of Electrical Engineering. He has been the Corresponding Guest Editor for two special issues in the IEEE Transactions on Industrial Electronics. In addition, Prof. Babaei has been the Technical Program Chair, Track Chair, organizer of different special sessions and Technical Program Committee member in most important international conferences organized in the field of Power Electronics. Several times, he was the recipient of the Best Researcher Award from the University of Tabriz. He received the Prize Winner and Distinguished Researcher all over Engineering Faculties of all Universities of East Azerbaijan, Iran, in 2020. He also received the Prize Winner and Award of 2016 Outstanding Reviewer from IEEE Transactions on Power Electronics. Prof. Babaei has earned inclusion on the list of the Top One Percent of the World’s Scientists and Academics according to Thomson Reuters’ list since 2015.

Mehran Sabahi was born in Tabriz, Iran in 1968. He received his B.Sc. degree in Electronic Engineering from the University of Tabriz, his M.Sc. degree in Electrical Engineering from Tehran University, Tehran, Iran, and his Ph.D. degree in Electrical Engineering from the University of Tabriz in 1991, 1994, and 2009, respectively. In 2009, he joined the Faculty of Electrical and Computer Engineering at the University of Tabriz where he has been an associate professor since 2015. His current research interests include power electronic converters and renewable energy systems.

Ali Daghigh was born in Tabriz, Iran in 1983. He received his B.Sc. degree in Power Electrical Engineering from the Sharif University of Technology, Tehran, Iran in 2007, his M.Sc. degree in Power Electrical Engineering from Tabriz University, Tabriz, Iran in 2010, and his Ph.D. degree in Power Electrical Engineering from Shahid Beheshti University, Tehran, Iran in 2016. He is currently an Assistant Professor with the Department of Electrical Engineering, Shahabest Branch, Islamic Azad University, Shabestar, Iran. His research interests include Electrical machines design and drives, wind generators, and the application of the finite-element method.

Roya Naderi was born in Tabriz, Iran in 1980. She received her B.Sc. and M.Sc. degrees in Electronics Engineering both from Islamic Azad University of Tabriz in 2003 and 2009, respectively and her Ph.D. degree in Electrical Engineering (power electronics) from Islamic Azad University of Shabestar in 2020. She joined Islamic Azad University of Heris in 2012. She is the author of two books and 8 journal and conference papers. Her current research interests include the analysis and control of power electronic inverters and multilevel inverters.