A Single-Phase Extendable Topology for Multilevel Inverters

Farzad Sedaghati1†, Seyed Hadi Latifi Majareh2, and Hadi Dolati3

1,2,3 Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran

This paper presents a single-phase topology for multilevel inverters with minimum number of switching devices. The proposed topology significantly reduces the number of DC voltage sources, switches, and power diodes as the number of output voltage levels increases. The proposed multilevel inverter is constructed using series-connection of multilevel strings. Suggested multilevel string is composed of multiple basic switching units. The proposed multilevel inverter has extendable configuration that increases the number of output voltage levels more and more by adding more stages. The proposed multilevel inverter would be implemented in both symmetric and asymmetric configurations. Two different algorithms are introduced for determination of magnitude of DC voltage sources to reach the maximum number of output voltage levels with minimum number of semiconductor devices. Important characteristics of both symmetric and asymmetric configurations are extracted and compared with similar multilevel inverter topologies. Finally, a prototype of the proposed multilevel inverter is simulated and implemented experimentally to verify operation of the proposed multilevel inverter.

I. INTRODUCTION

Multilevel inverters include an array of power electronic switches and DC voltage sources; generate voltages with staircase waveforms [1]. During recent decades, multilevel inverters are presented as key technologies in high-power medium-voltage power conversion systems. Therefore, multilevel inverters have become an important field of interest in industries and researches. While the classical topologies of multilevel inverter have proved to be a viable alternative in a wide range of high-power medium-voltage applications, there has been an active interest in the evolution of novel topologies.

The first converter topology to produce multilevel AC voltage from various DC voltage sources was proposed by Baker and Bannister in 1970 [2]. The suggested topology consists of single-phase inverters connected in series that is known as cascaded H-bridge (CHB) inverter. In contrast to the CHB inverter, a modified inverter topology was proposed in 1980 that can produce multilevel voltage from a single DC source with some diodes connected to the neutral point. This topology is known as neutral point clamped (NPC) inverter and/or diode clamped topology [3]. Other well-known multilevel inverter named as flying capacitor (FC) was introduced in 1990 [4], [5]. The cascaded H-bridge, diode clamped and flying capacitors topologies are referred to as the “classical topologies” of multilevel inverter. The mentioned classical topologies have been analyzed more and more during past decades. In [6], a voltage balancing technique in a space vector modulated multilevel for diode clamped inverter has been presented. Analysis of synchronization strategy for cascaded H-Bridge multilevel inverter topology with carrier based sinusoidal phase shifted pulse width modulation (PSPWM) technique has been studied in [7]. A fault-diagnosis and fault-tolerant control
scheme for flying capacitor multilevel inverters has been introduced in [8]. A new DC-power control method for CHB converter is proposed in [9].

However, beside classical topologies advantages, many researchers have focused on new topologies with more advantages during the recent decades. A multilevel voltage source inverter topology for photovoltaic applications, with phase-oppo-sition carrier disposition multiscarrier PWM switching technique was presented in [10]. In [11], a multilevel inverter with hybrid topology based on the cascaded H-bridge converter with consideration of optimized design, capacitor voltage balancing and harmonic profile of the output waveform has been proposed. To solve the problem of series-connected diodes in the conventional diode clamped inverter, a modified diode clamped topology was proposed in which apart from the clamping of the main switches with clamping diodes, mutual clamping amongst the clamping diodes themselves is also provided in [12]. A three-phase three-level inverter with two level sub-inverters in series with each phase along with asymmetric source configuration to achieve a nine level waveform to implement a medium voltage drives application has been presented in [13]. A multilevel topology based on dual two-level voltage source inverter to obtain a multilevel waveform thereby reducing grid side current harmonics and mitigating output voltage derivatives was introduced in [14]. A modification in the configuration of cascaded H-bridge converter using an active front end to solve regenerative mode of operation problem and effective control of the input current and output voltage was presented in [15]. In [16], presentation and implementation of a cascaded multilevel boost inverter for electric vehicle and hybrid electric vehicle applications without using of inductors and multiple power supplies was given. The other important multilevel inverter topology is modular multilevel converter (MMC) [17]. MMC has become an attractive topology for medium and high-power applications because of its several advantages such as modularity and redundancy.

During recent decade, very efforts have focused on multilevel inverter topology design to reduce power switches count, which appeared in the literature [18]-[28]. In this paper, a new topology for multilevel inverters is presented. The proposed topology is formed of cascade connection of multiple multilevel strings that are constructed using series-connected basic switching units. The proposed multilevel inverter uses reduced number of switching devices. Symmetric and asymmetric configurations of proposed inverter are presented and analyzed. A comparison among the proposed multilevel inverter and similar topologies is given in detail. Finally, a laboratory scale prototype of the presented multilevel inverter is simulated and implemented, and then measurement results are given.

II. PROPOSED MULTILEVEL INVERTER TOPOLOGY

A. Configuration of basic switching unit

Fig. 1(a) shows basic switching unit configuration for proposed multilevel inverter which is composed of a DC voltage source, a power transistor and a diode. The proposed basic unit has two operation modes. In these modes, the power switch and power diode operate complementary. In the first mode, when the power switch is off, the diode becomes forward biased through the DC voltage source and conducts the current. In this mode, unit voltage, \( V_U \), is equal to zero. In the second mode, the switch is turned on, and the diode becomes reverse biased through the switch and voltage source, and then turns off.

![Fig. 1 (a)](image1)

Fig. 1. Configurations of (a) basic switching unit, (b) multilevel string.

In this mode, unit voltage is equal to \( V_j \). As shown in Fig. 1(a), the diode should be able to withstand the voltage \( V_j \).

B. Configuration of multilevel string based on proposed basic units

Number of series-connected basic units can be increased to raise the maximum voltage appearing in the converter output. Fig. 1(b) shows the series-connection of the basic switching units, named as a multilevel string. Operation of the multilevel string is similar to the operation of basic unit so that, if a power switch does not receive any gate pulse, its complement diode conducts. When the power switch is turned on, its complement diode becomes reverse biased and turns off. As a result, the DC voltage source of the unit is connected in series with the previous DC voltage source. Table I indicates switching states of the multilevel string.

C. Configuration of proposed multilevel inverter

Fig. 2 shows configuration of the proposed multilevel inverter. The proposed multilevel inverter is constructed using series-connection of suggested multilevel strings. Some changes should be applied in the given configuration to generate maximum voltage levels behind the H-bridge.
converter. To get this aim, except one of the strings, all strings should be bypassed to do not produce any voltage level in some instants. Therefore, all the strings except the first one includes a bypass diode at the output, and also the diode in the first basic unit is replaced with a power switch.

**Table I**

<table>
<thead>
<tr>
<th>State number</th>
<th>On-state switches</th>
<th>( V_{dc} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-</td>
<td>( V_0 )</td>
</tr>
<tr>
<td>2</td>
<td>( S_1 )</td>
<td>( V_0 + V_1 )</td>
</tr>
<tr>
<td>3</td>
<td>( S_1, S_2 )</td>
<td>( V_0 + V_1, V_2 )</td>
</tr>
<tr>
<td>( n+1 )</td>
<td>( S_1, S_2, \ldots, S_n )</td>
<td>( V_0 + V_1, \ldots, V_n )</td>
</tr>
</tbody>
</table>

In this way, when the aforementioned switch is off, the diode bypasses the multilevel string, and when the switch is turned on, the diode is reverse biased and turns off, so the string can produce the desired voltage level in its output. In the depicted configuration, each string generates multilevel DC voltages that are added together as \( V_{dc} \). The generated voltage is always positive. To operate as an inverter, the output voltage polarity should be changed in every half cycle. To get this aim, a conventional H-bridge converter is added to the output of the improved configuration. With consideration of the proposed multilevel inverter structure, it is realized that the generated multilevel voltage is provided using less number of power switches. As an example, equivalent circuits of each generated voltage level in positive half-cycle of 13-level output voltage are shown in Fig. 3. It is important to notice that because diodes are applied in the switching cells, the proposed multilevel inverter can only operate for unity and near unity power factor loads.

![Configuration of proposed multilevel inverter.](image)

![Fig. 3 (a)](image)

![Fig. 3 (b)](image)

![Fig. 3 (c)](image)

![Fig. 3 (d)](image)
III. SYMMETRIC AND ASYMMETRIC CONFIGURATIONS OF PROPOSED MULTILEVEL INVERTER

A. Symmetric configuration

In determination of magnitude of DC voltage sources for a multilevel inverter, it should be noted that all of the voltage steps should be generated in the converter output using available voltage sources. The proposed inverter can have symmetric configuration such that all of the DC voltage sources have equal values. For n number of basic units in each multilevel string, and m number of multilevel strings, the number of output voltage steps is equal to Eq. (1). Switching states of symmetric configuration in positive half-cycle is given in Table II.

\[ N_{\text{level}} = 2m(n+1) + 1 \quad m \geq 1, \quad n \geq 1 \]  
(1)

The number of required diodes, \( n_D \), and power switches, \( n_{sw} \), to generate a multilevel voltage with \( N_{\text{step}} \) steps are given in Eq. (2) and Eq. (3).

\[ n_D = \frac{N_{\text{level}} - 1}{2} m, \quad N_{\text{level}} \geq 5 \]  
(2)

\[ n_{sw} = \frac{N_{\text{level}} - 1}{2} + 3 \quad m \geq 2, \quad N_{\text{level}} \geq 5 \]  
(3)

Voltage and current ratings of switches are important factors in the cost and size of inverter implementation. In the multilevel inverters, the switches current rating is equal to load current that is supplied. However, it is different for voltage ratings. Total blocking voltage (TBV) of the suggested topology is calculated as given in Eq. (4).

\[ TBV = [5m(n+1) - 1]V \]  
(4)

B. Asymmetric configuration

Using unequal values for inverter DC voltage sources, it is possible to get more voltage steps in the inverter output. To get the maximum number of voltage steps using minimum number of basic units beside the generation of all voltage steps, two different design methods are presented as given in the following.

First design method: In the first design method, magnitude of the first DC voltage source, \( V_0 \), and voltage source of the first unit, \( V_i \), is equal to \( V \), and the value of the rest of DC voltage sources is equal to \( 2V \). The algorithm is given in Eq. (5). Table III indicates switching states of asymmetric configuration with first design method in positive half-cycle.

\[ V_{i,j} = \begin{cases} V & j = 1, \quad i = 1,2 \\ 2V & j \neq 1, \quad i = 3,...,n \\ 2V & j = 1, \quad i = 3,...,n \\ 2V & j \neq 1, \quad i = 1,...,n \end{cases} \]  
(5)

With applying of this design method for the magnitude of voltage sources, the number of inverter output voltage steps is achieved as given in Eq. (6).
\[ N_{\text{level}} = 4m(n+1)-3 \]  \hspace{1cm} (6)

In this method, the total numbers of diodes and switches to generate \( N_{\text{step}} \) steps in the output voltage are obtained as follow:

\[ n_d = \frac{N_{\text{level}} + 3}{4} - m, \quad m \geq 2, N_{\text{level}} \geq 5 \]  \hspace{1cm} (7)

\[ n_s = \frac{N_{\text{level}} + 3}{4} + 3, \quad N_{\text{level}} \geq 5 \]  \hspace{1cm} (8)

The voltage rating of the first switch, \( S_1 \), is equal to \( V \), and voltage rating of the rest of switches is equal to \( 2V \).

**Table III**

<table>
<thead>
<tr>
<th>State number</th>
<th>Basic units on-state switches</th>
<th>( V_{dc} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>( S_{1,1} )</td>
<td>2V</td>
</tr>
<tr>
<td>3</td>
<td>( S_{1,2} )</td>
<td>3V</td>
</tr>
<tr>
<td>4</td>
<td>( S_{1,1}, S_{1,2} )</td>
<td>4V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2n</td>
<td>( S_{1,1}, S_{1,2}, \ldots, S_{1,n} )</td>
<td>2nV</td>
</tr>
<tr>
<td>2(n+1)</td>
<td>( S_{1,1}, S_{1,2}, \ldots, S_{1,n}, S_{2,1} )</td>
<td>2(n+1)V</td>
</tr>
<tr>
<td>2(n+2)</td>
<td>( S_{1,1}, S_{1,2}, \ldots, S_{1,n}, S_{2,1}, S_{2,2} )</td>
<td>2(n+2)V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4n+2)</td>
<td>( S_{1,1}, S_{1,2}, \ldots, S_{1,n}, S_{2,1}, \ldots, S_{2,n} )</td>
<td>(4n+2)V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2n(n+1)-2</td>
<td>( S_{1,1}, \ldots, S_{1,n}, S_{2,1}, \ldots, S_{2,n}, S_{m,1} \ldots S_{m,n} )</td>
<td>[2m(n+1)-2]V</td>
</tr>
</tbody>
</table>

Total blocking voltage of the designed configuration is calculated as given in Equ. (9):

\[ TVR = [10(mn + m - 1)]V \]  \hspace{1cm} (9)

**Second design method:** In the second design method for asymmetric configuration of the proposed multilevel inverter, the magnitude of the first three DC voltage sources are equal to \( V \), and the magnitude of the rest of DC voltage sources are equal to \( 3V \), that is given in Equ. (10). Table IV gives switching states of asymmetric configuration with second design method in positive half-cycle.

\[ V_{i,j} = \begin{cases} V & j = 1, i = 1,2,3 \\ 3V & j = 1, i = 4, \ldots, n \\ 3V & j \neq 1, i = 1, \ldots, n \end{cases} \]  \hspace{1cm} (10)

Using the mentioned design method to determine the magnitude of DC voltage sources, the number of output voltage steps is equal to Equ. (11).

\[ N_{\text{level}} = 6(mn + m - 2) + 1, \quad n \geq 1 \]  \hspace{1cm} (11)

The required numbers of diodes and switches, to produce \( N_{\text{step}} \) steps in the output voltage are calculated using Equ. (12) and Equ. (13).

\[ n_d = \frac{N_{\text{level}} + 11}{6} - m, \quad m \geq 2, \quad N_{\text{level}} \geq 5 \]  \hspace{1cm} (12)

\[ n_s = \frac{N_{\text{level}} - 1}{6} + 5, \quad N_{\text{level}} \geq 5 \]  \hspace{1cm} (13)

**Table IV**

<table>
<thead>
<tr>
<th>Switching States of Proposed Multilevel Inverter with Second Design Method Asymmetric Configuration in Positive Half-Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>State number</td>
</tr>
<tr>
<td>--------------</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>2</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>3(n-1)</td>
</tr>
<tr>
<td>3n</td>
</tr>
<tr>
<td>3(n+1)</td>
</tr>
<tr>
<td>6n</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>3(m(n+1)-2)</td>
</tr>
</tbody>
</table>

The voltage rating of the first and second switches, \( S_1 \) and \( S_2 \) is equal to \( V \), and voltage rating of the rest of switches is equal to \( 3V \). Total blocking voltage of the studied configuration is given in Equ. (14).

\[ TBV = [15(mn + m - 2)]V \]  \hspace{1cm} (14)

**IV. Calculation of Power Loss**

Power losses of the switches in a multilevel inverter mainly include conduction loss and switching loss [29]. In the low switching frequencies, the conduction losses are dominant. However, in the high switching frequencies, the switching losses become considerable. For a transistor with the anti-parallel diode, both the transistor and the diode have on-state resistance and on-state voltage which cause conduction losses. Although, transistor and the diode on-state resistance and on-state voltage vary with temperature and can be considered constant to simplify analysis. Assume that the on-state voltages of the diode and transistor are \( V_T \) and \( V_D \), respectively and their resistances are considered to be \( R_T \) and
where $R_D$, respectively. Instantaneous conduction loss of a diode, $P_{c,D}(t)$, and a transistor, $P_{c,T}(t)$, can be written as follow:

\begin{align}
    P_{c,T}(t) &= [V_T + R_I i_T(t)]i_T(t) \\
    P_{c,D}(t) &= [V_D + R_D i_D(t)]i_D(t)
\end{align}

where $\beta$ is constant of the transistor, $i(t)$ is the instantaneous current through the transistor or diode. Considering that at the instant of $t$, there are $N_T$ transistors and $N_D$ diodes in the current path, the average value of the conduction power loss, $P_c$, of the multilevel inverter can be written as follows:

\begin{align}
    P_c = \frac{1}{2\pi} \int_{0}^{2\pi} \left( N_T(t)P_{c,T}(t) + N_D(t)P_{c,D}(t) \right) dt
\end{align}

To calculate the switching losses of the multilevel inverter, the energy lost during turn-on and turn-off period of a switch is calculated, and then it is extended for the multilevel inverter. Suppose that the voltage and current of a switch vary linearity during switching. Using this approximation, the lost energy during turn-on and turn-off period of a switch can be obtained as follow:

\begin{align}
    E_{\text{on,k}} &= \int_{0}^{t_{\text{on}}} v(t) i(t) dt = \frac{1}{6} V_{\text{sw,k}} I_{\text{on}} t_{\text{on}} \\
    E_{\text{off,k}} &= \int_{0}^{t_{\text{off}}} v(t) i(t) dt = \frac{1}{6} V_{\text{sw,k}} I_{\text{off}} t_{\text{off}}
\end{align}

where, $E_{\text{on,k}}$ and $E_{\text{off,k}}$ are the lost energy during turn on and turn off period of the switch $k$, and $t_{\text{on}}$ and $t_{\text{off}}$ are the turn-on and turn-off times of the switch. Also, $V_{\text{sw,k}}$ is the voltage on the switch $k$ before turning on or after turning off. $I$ and $I'$ are the currents through the switch $k$ before turning off and after turning on, respectively. For the multilevel inverter, the switching power loss, $P_{sw}$, is equal to the sum of all turn-on and turn-off energy losses in a fundamental cycle of the output voltage. This can be written as follows:

\begin{align}
    P_{sw} &= f \sum_{k=1}^{N_{\text{sw}}} \left( \sum_{i=1}^{N_{\text{on}}} E_{\text{on,ki}} + \sum_{i=1}^{N_{\text{off}}} E_{\text{off,ki}} \right)
\end{align}

where $f$ is the fundamental frequency, $N_{\text{on,k}}$ and $N_{\text{off,k}}$ are the numbers of turn-on and turn-off of the switch $k$ during a fundamental cycle. Also, $E_{\text{on,ki}}$ is the energy loss of the switch $k$ during the $i^{th}$ turn-on, and $E_{\text{off,ki}}$ is the energy loss of the switch $k$ during the $i^{th}$ turn-off. The total power loss of the multilevel inverter, $P_{\text{loss}}$, is equal to the sum of the conduction and switching losses as given in Equ. (21).

\begin{align}
    P_{\text{loss}} &= P_c + P_{sw}
\end{align}

V. COMPARISON STUDY

Beside the conventional multilevel inverter topologies, some of new topologies have been presented to reduce the number of semiconductor devices. In this section, symmetric and asymmetric configurations of the proposed multilevel inverter are compared with each other. Also, the symmetric configuration is compared with similar appearing symmetric CHB multilevel inverter and presented topologies in [30]-[32]. For comparison studies, three important factors include the number of switches, TBV of switches, and the inverter total power losses are considered.

A. Comparison of symmetric and asymmetric configurations of proposed multilevel inverter

In this subsection, characteristics of symmetric and asymmetric configurations of proposed multilevel inverter are compared. Maximum number of steps in output voltage, $N_{\text{step}}$, versus number of multilevel strings, $m$, for symmetric and first design (FD) and second design (SD) methods of asymmetric configurations are shown in Fig. 4(a). This figure shows when the number of multilevel strings is increased, the increase in number of output voltage steps is remarkable for asymmetric configuration with second design method. Fig. 4(b) shows the number of power switches, $n_{\text{sw}}$, versus number of output voltage steps. It is clear that the symmetric configuration needs the most number of power switches for a specified number of voltage steps, and asymmetric configuration with second design method needs the least. Comparison result of switches TBV is given in Fig. 4(c).
compared with symmetric configurations of CHB multi level
and between two asymmetric configurations the second
voltage steps, TBV of symmetric and asymmetric
versus output voltage steps, (c) total blocking voltage versus
This figure indicates that with increasing of inverter output
topologies, the numbers of switches in terms of number of
switches for the suggested symmetric configuration is
inverter and topologies presented in [30
rations
important factor that should be compared for different
topologies. The normalized TBV on the switches for the proposed topology is calculated using Eq. (4), and for the other topologies are calculated as given in the following.

\[ \frac{TBV_{CHB}}{V_{dc}} = 2N_{step} - 1 \]  

\[ \frac{TBV_{[30]}}{V_{dc}} = 3N_{step} - 1 \]  

\[ \frac{TBV_{[31]}}{V_{dc}} = \left\{ \begin{array}{l} \frac{1}{32}(3N_{step}^2 + 74N_{step} - 25), \\
N_{step} = 2k + 1 \\
\frac{1}{32}(3N_{step}^2 + 74N_{step} - 29), \\
N_{step} = 2k, \frac{N_{step}}{2} = 2k + 1 \\
\frac{1}{32}(3N_{step}^2 + 74N_{step} - 45), \\
N_{step} = 2k, \frac{N_{step}}{2} = 2k \\
\end{array} \right. \]  

\[ \frac{TBV_{[32]}}{V_{dc}} = \left\{ \begin{array}{l} \frac{1}{16}(3N_{step}^2 + 26N_{step} - 13), N_{step} = 2k \\
\frac{1}{16}(3N_{step}^2 + 26N_{step} - 9), N_{step} = 2k + 1 \\
\end{array} \right. \]  

Fig. 5(a) shows the number of inverters switches versus the number of output voltage steps. As indicated in this figure, the proposed topology uses less number of switches in comparison with the other topologies. Reduction in number of switches reduces the number of required driver circuits for the switches and also reduces complexity of inverter. The TBV on the switches of multilevel inverter is another important factor that should be compared for different topologies. The normalized TBV on the switches for the proposed topology is calculated using Eq. (4), and for the other topologies are calculated as given in the following.

Fig. 5(b) shows comparison result of the normalized TBV on the switches of discussed topologies. As indicated in this figure, after the CHB multilevel inverter, the proposed topology has lower TBV in comparison with the other topologies. To compare the total power losses of the discussed multilevel inverters, their per unit power losses versus the output voltage steps are shown in Fig. 5(c). For the power losses calculation, the circuit elements data are: \( V_I = 2.5 \) V, \( V_p = 1.5 \) V, \( R_I = 0.15 \) \( \Omega \), \( R_p = 0.15 \) \( \Omega \), \( f = 1 \), \( t_{on} = t_{off} = 2 \) μs. The comparison has been performed according to RMS phase

\[ n_{switch,[30]} = N_{step} + 3 \]  

\[ n_{switch,[31]} = N_{step} + 3 \]  

\[ n_{switch,[32]} = N_{step} + 1 \]  

**B. Comparison of symmetric configuration of proposed multilevel inverter with similar topologies**

In this subsection, characteristics of symmetric configuration of the proposed multilevel inverter are compared with symmetric configurations of CHB multilevel inverter and topologies presented in [30]-[32]. The number of switches for the suggested symmetric configuration is calculated using Eq. (3). For the CHB and the studied topologies, the numbers of switches in terms of number of output voltage steps are achieved as follow:

\[ n_{switch,CHB} = 2(N_{step} - 1) \]  

\[ \frac{TVR_{[32]}}{V_{dc}} = \left\{ \begin{array}{l} \frac{1}{16}(3N_{step}^2 + 26N_{step} - 13), N_{step} = 2k \\
\frac{1}{16}(3N_{step}^2 + 26N_{step} - 9), N_{step} = 2k + 1 \\
\end{array} \right. \]
A voltage of 220 V and 200 W load. The results verify acceptable power losses of the proposed multilevel inverter in comparison with similar topologies.

C. Calculation of component count per level factor

Another important factor for comparison study is the components per level factor ($F_{cl}$). This factor indicates total elements number of a converter for generation of a specified voltage level. $F_{cl}$ factor is defined as given in Equ. (30).

$$F_{cl} = \frac{n_{sw} + n_{D} + n_{C} + n_{DC} + n_{ID} + n_{INV}}{N_{level}}$$

where $n_{sw}$, $n_{D}$, $n_{C}$, $n_{DC}$, $n_{ID}$, $n_{INV}$, and $N_{level}$ indicate number of switches, diodes, capacitors, DC sources, transformers, driver and number of voltage level per phase, respectively. The comparison is performed among the proposed multilevel inverter topology, CHB multilevel inverter and topologies presented in [30]-[32] for $n=2$. Table V shows the required components number of studied topologies and their corresponding $F_{cl}$ value. From the comparison results, it is clear that for the intended voltage levels, the proposed topology requires less number of components in comparison to the other topologies.

VI. Simulation and Experimental Results

Simulation and experimental tests are performed to verify operation of the proposed multilevel inverter. The proposed multilevel inverter with two multilevel strings and three basic units in each strings ($m=2$ and $n=3$) is simulated in MATLAB/SIMULINK, and implemented as a laboratory-scale prototype. The structure of the simulated and implemented converter is indicated in Fig. 6(a) and Fig. 6(b). All tests are performed under resistive-inductive load with $R=150\Omega$ and $L=70\text{mH}$. In the implemented prototype, IRFP450 Power MOSFETs and 1N5408 diode are used.

<table>
<thead>
<tr>
<th>$N_{level}$</th>
<th>Topology</th>
<th>$n_{sw}$</th>
<th>$n_{D}$</th>
<th>$n_{C}$</th>
<th>$n_{DC}$</th>
<th>$n_{ID}$</th>
<th>$n_{INV}$</th>
<th>$n_{k}$</th>
<th>$F_{cl}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>CHB</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>3.6</td>
</tr>
<tr>
<td></td>
<td>[30]</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>3.6</td>
</tr>
<tr>
<td></td>
<td>[31]</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>3.6</td>
</tr>
<tr>
<td></td>
<td>[32]</td>
<td>7</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>7</td>
<td>0</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>5</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>5</td>
<td>0</td>
<td>2.6</td>
</tr>
<tr>
<td>9</td>
<td>CHB</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>16</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>[30]</td>
<td>12</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>3.11</td>
</tr>
<tr>
<td></td>
<td>[31]</td>
<td>12</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>2.88</td>
</tr>
<tr>
<td></td>
<td>[32]</td>
<td>10</td>
<td>0</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>2.66</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>7</td>
<td>3</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>7</td>
<td>0</td>
<td>2.33</td>
</tr>
<tr>
<td>13</td>
<td>CHB</td>
<td>24</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>24</td>
<td>0</td>
<td>4.15</td>
</tr>
<tr>
<td></td>
<td>[30]</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>16</td>
<td>0</td>
<td>2.92</td>
</tr>
<tr>
<td></td>
<td>[31]</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>2.61</td>
</tr>
<tr>
<td></td>
<td>[32]</td>
<td>14</td>
<td>0</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>14</td>
<td>0</td>
<td>2.61</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>9</td>
<td>4</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>9</td>
<td>0</td>
<td>2.15</td>
</tr>
<tr>
<td>17</td>
<td>CHB</td>
<td>32</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>32</td>
<td>0</td>
<td>4.23</td>
</tr>
<tr>
<td></td>
<td>[30]</td>
<td>20</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>20</td>
<td>0</td>
<td>2.82</td>
</tr>
<tr>
<td></td>
<td>[31]</td>
<td>20</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>14</td>
<td>0</td>
<td>2.47</td>
</tr>
<tr>
<td></td>
<td>[32]</td>
<td>18</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>18</td>
<td>0</td>
<td>2.58</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>11</td>
<td>5</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>2.05</td>
</tr>
<tr>
<td>25</td>
<td>CHB</td>
<td>40</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>40</td>
<td>0</td>
<td>4.28</td>
</tr>
<tr>
<td></td>
<td>[30]</td>
<td>24</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>24</td>
<td>0</td>
<td>2.76</td>
</tr>
<tr>
<td></td>
<td>[31]</td>
<td>24</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>16</td>
<td>0</td>
<td>2.38</td>
</tr>
<tr>
<td></td>
<td>[32]</td>
<td>22</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>22</td>
<td>0</td>
<td>2.57</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>13</td>
<td>7</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>13</td>
<td>0</td>
<td>2.04</td>
</tr>
<tr>
<td>29</td>
<td>CHB</td>
<td>48</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>4.32</td>
</tr>
<tr>
<td></td>
<td>[30]</td>
<td>28</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>28</td>
<td>0</td>
<td>2.72</td>
</tr>
<tr>
<td></td>
<td>[31]</td>
<td>28</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>18</td>
<td>0</td>
<td>2.32</td>
</tr>
<tr>
<td></td>
<td>[32]</td>
<td>26</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>26</td>
<td>0</td>
<td>2.56</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>15</td>
<td>8</td>
<td>0</td>
<td>12</td>
<td>0</td>
<td>15</td>
<td>0</td>
<td>2</td>
</tr>
</tbody>
</table>

In order to generate required voltage steps, a proper algorithm for inverter switching should be applied. The generated output voltage should have all steps and minimum total harmonic distortion (THD). In order to have equal size for all voltage steps, fundamental and other harmonic components are obtained from Equ. (31) [33].

Fig. 5. Comparison of characteristics of proposed multilevel inverter with similar topologies, (a) number of power switches, $n_{sw}$, (b) total blocking voltage, TBV, and (c) total power losses, $P_{Loss}$, versus output voltage step, $N_{step}$, for $n=2$. 

Fig. 5 (a)

Fig. 5 (b)

Fig. 5 (c)
\[ H_n = \begin{cases} \frac{4V}{n\pi} \sum_{j=1}^{S} \cos(n\alpha_j) & n = 2k + 1 \\ 0 & n = 2k \end{cases} \] (31)

where \( V \) is the amplitude of each voltage step, \( S \) is the number of steps, and \( \alpha_j \) is the optimized harmonic switching angles. The angles \( \alpha_j \) are expressed using the following equation:

\[ \alpha_j = \sin^{-1} \left( \frac{j - 0.5}{S} \right) j = 1,2,\ldots,S \] (32)

Using the above algorithm, THD of the output voltage is equal to Eqn. (33).

\[ THD = \sqrt{\sum_{n=3,5} V_n^2} = \sqrt{\frac{V_o}{V_i}} - 1 \] (33)

where

\[ V_o = \frac{2\sqrt{2}V_i}{\pi} \sqrt{\sum_{n=3,5} \left( \sum_{j=1}^{S} \cos(n\alpha_j) \right)^2} \] (34)

\[ V_i = \frac{2\sqrt{2}V_i}{\pi} \sum_{j=1}^{S} \cos \alpha_j \] (35)

where \( V_o \) is the RMS value of output voltage, and \( V_i \) is the RMS value of \( n^{th} \) harmonic component of output voltage.

Offline switching pattern is applied for generation of gate signals that is shown in Fig. 7(a). A switching table is provided in the EPROM memory of the microcontroller, and data of the switching states and the obtained switching angles are sent to the microcontroller port. Fig. 7(b) shows the isolator and driver circuit of each switch. This circuit consists of an opto-isolator, a Schmit trigger, and a buffer. Each switch requires an isolated driver circuit. The isolation can be provided using either pulse transformers or opto-isolators. Opto-isolators can work in a wide range of input signal pulse width, but a separate isolated power supply is required for each switching device.

![Fig. 7(a)](image1)

![Fig. 7(b)](image2)

Fig. 7. (a) Structure of applied pattern for generation of gate signals, (b) gate driver circuit of switches.

The opto-isolator based gate driver circuit is used in the prototype inverter.

Fig. 8 shows simulation and experimental measurement results of output voltage and current waveforms of symmetric configuration of proposed multilevel inverter. The generated voltage has 13 levels, and since the load of the converters is almost a low-pass filter (\( R-L \)), the output current contains less high-order harmonics than the output voltage. Fig. 9 depicts FFT analysis of the output voltage and current of proposed 13-level inverter. THD of voltage is limited to 6.44%. Also, its related current THD is 2.12%.

![Fig. 8(a)](image3)
Output voltage THD is 3.51% and its related current THD is 1.73%, which are acceptable values. Clearly, waveforms of the second and third tests have better quality than the first test from harmonic spectrum point of view.

As shown in these figures, the results verify the ability of the suggested converter in generation of desired multilevel voltage waveforms. However, the main demerit of the proposed multilevel inverter is its limitation in providing the low power factor loads where some spikes are created in the generated multilevel voltage. Therefore, the proposed multilevel inverter is applicable for loads with unity or near unity power factor loads such as in UPS for home appliances, banks or hospitals emergency electric power.

In the second study, the implemented inverter is set to asymmetric configuration with first design method, and generates 21-level output voltage. Fig. 10 shows simulation and experimental measurement results of 21-level output voltage and its related current waveforms. FFT analysis of the output voltage and current of 21-level inverter are given in Fig. 11. Output voltage THD is 3.95% and its related current THD is limited to 1.76% that is in range of IEEE519 standard.

Operation of asymmetric configuration with second design method is considered as third study. According to presented algorithm in the second design method, output voltage is generated with 25 separated steps. Fig. 12 shows simulation and experimental measurement results of voltage and current of studied configuration. Also, FFT analysis of 25-level output voltage and its related current is indicated in Fig. 13.
Fig. 11. Proposed 21-level inverter: (a) FFT analysis of the output voltage, and (b) FFT analysis of the output current.

Fig. 12. (a) Simulation and (b) experimental measurement results of proposed 25-level output voltage and current.

Fig. 13. Proposed 25-level inverter: (a) FFT analysis of the output voltage, and (b) FFT analysis of the output current.

VII. CONCLUSIONS

A new configuration of multilevel inverters has been presented in this paper. The proposed multilevel inverter has the capability of extension to generate more number of levels in output voltage. The inverter can be designed both in symmetric and asymmetric configurations. Two different methods for determination of magnitude of DC voltage sources have been proposed. Comparison results show that the asymmetric configuration with second design method needs less number of elements and has less power losses for a specified voltage level than symmetric and first design method asymmetric configurations. Also, the symmetric configuration of the proposed multilevel inverter requires the least number of power switches, and also has acceptable power losses in comparison with conventional CHB multilevel inverter and similar topologies presented in [30-32]. A prototype of the suggested multilevel inverter with symmetric and two asymmetric configurations has been simulated and implemented. Simulation and experimental measurement results have validated acceptable performance of the multilevel inverter.

REFERENCES


Farzad Sedaghati was born in Ardabil, Iran, in 1984. He received the M.S. and Ph.D degrees both in electrical engineering in 2010 and 2014 from the University of Tabriz, Tabriz, Iran. In 2014, he joined the Faculty of Engineering, Mohaghegh Ardabili, where he has been an Assistant Professor since 2014. His current research interests include power electronic converters design and applications.

Seyed Hadi Latifi Majareh was born in Guilan, Iran, in 1994. He received the B.Sc. and M.S degree in electrical engineering in 2016 and 2018 from the University of Mohaghegh Ardabili, Ardabil, Iran. His research interests include power electronic converters especially multilevel inverters design and applications.

Hadi Dolati was born in Ardabil, Iran, in 1997. Currently, he is B.S. student of electronics, University of Mohaghegh Ardabili, Ardabil, Iran. His research interests include design of closed loop control systems and digital design.
This page intentionally left blank.